

# Timing Technology Products Data Book

IC DESIGNS is a trademark of Cypress Semiconductor Corporation.

Cypress Semiconductor, 3901 North First St., San Jose, CA 95134 (408) 943–2600

Telex: 821032 CYPRESS SNJ UD, TWX: 910 997 0753, FAX: (408) 943–2741



#### **Backgrounder**

Founded in April 1983, Cypress Semiconductor Corporation produces high-performance integrated circuits for a range of growth markets. Cypress currently offers 250 products in 6 targeted product areas: static random access memories (SRAMs), programmable logic devices (PLDs), data communications, programmable read-only memories (PROMs), multichip modules, and timing technology devices. Cypress products address these markets as leaders in speed and functionality, taking advantage of the world's most advanced process technologies. Cypress is a complete semiconductor manufacturer, performing its own process development, circuit design, wafer fabrication, assembly, and test.

Cypress products all have one thing in common -- high performance. Cypress has built a reputation throughout the industry and with its customers for providing the highest-speed products in every market it enters. It continues to bring to market new, leading-edge products, produced with Cypress's CMOS (complementary metal-oxide semiconductor), BiCMOS, and Flash process technologies. Cypress has 0.8- and 0.65-micron CMOS and BiCMOS processes, a 0.5 micron BiCMOS process, and Flash at 0.65 micron. These process technologies allow Cypress to offer state-of-the-art products that provide the optimal balance of speed and power usage for any system. Development efforts are underway to further shrink the feature sizes of Cypress process technologies, thereby increasing speed, and decreasing die size and costs.

Cypress also offers a broad range of packaging options for its products, giving customers a variety of choices of cost, pin-out configurations, and temperature grades. In addition, all Cypress products are designed to meet or exceed the full temperature and functional requirements of military products. This means that Cypress builds products to military specifications as a matter of course.

Cypress's IC Designs Division, based in Kirkland, Washington, is the leading innovator in timing technology products. IC Designs products use frequency synthesis technology to offer a complete line of programmable clock oscillators for the world's leading personal computer manufacturers.

Frequency synthesis devices are built using phase-locked loops (PLLs), basic oscillators that are well known to analog circuit designers. In a frequency synthesis device, the entire functionality of a PLL is produced by a single monolithic integrated circuit. No external components are required, and sophisticated internal damping and filtering eliminate the adjustments that are often required in analog circuits. A frequency synthesis device behaves in the same way as a digital device, and can be incorporated into a circuit using familiar digital design principles and techniques.

Frequency synthesis technology was first applied to graphics cards in personal computers. Color Graphics Adapter (CGA), Enhanced Graphics Adapter (EGA), Video Graphics Array VGA, and other graphics systems write to the screen at different resolutions and intervals, and therefore require different reference frequencies. As these standards have proliferated, designs often call for as many as five different reference frequencies (i.e., five metal can oscillators) on a single board. Manufacturers of graphics boards have recognized the obvious cost and space advantages of frequency synthesis technology. The technology has found applications on computer motherboards as well.

As technology in the PC marketplace has become more complex, frequency synthesis technology has become an enabling technology -- the key to many new products and capabilities. The latest applications

for these devices include "green PCs," laptop computers, PentiumÀ) À-based and other high-performance systems, accelerator boards, multimedia video, and new generations of metal can oscillators.

IC Designs offers system logic products, graphic products, programmable products, and embedded crystal products. System logic products include clock generators for PC motherboards, workstations, laptops, and PC clones. Graphic products include a VGA clock generator, dual programmable clock generators for both graphics and ECL/TTL, and a low-voltage programmable graphics clock generator. IC Designs programmable products include both a programmable clock oscillator and a dual programmable clock oscillator. Embedded crystal products include the programmable products with embedded reference crystals, and QuiXTAL, the innovative, one-time programmable metal can oscillator.

IC Designs products are used widely in personal computers and mass storage systems. IC Designs clock oscillators control the intricate timing of all aspects of a computer system, including signals for the computer's central processing unit (CPU), keyboard, disk drives, system bus, serial port, and real-time clock. They replace all of the metal can oscillators used in the system.

IC Designs' QuiXTAL is a programmable metal can oscillator which replaces individual oscillators used to control timing signals in virtually every type of electronics equipment. QuiXTAL can be programmed in just one day to any frequency, providing users the ability to make last-minute frequency adjustments, speeding time to market. QuiXTAL takes frequency synthesis beyond the PC market, and addresses the broad market segments of electronic instrumentation, telecommunications equipment, and medical systems.

IC Designs products will be produced in Cypress's production facilities in San Jose, California; Round Rock, Texas; and Bloomington, Minnesota. Cypress's high-volume, low-cost manufacturing capability and IC Designs' expertise in timing technology are yielding new, faster products for this rapidly growing market.

1 – Moth	nerboard Frequency Synthesizers	480 640	1
ICD2023	PC Motherboard Clock Generator	3	
ICD2025	Motherboard Clock Generator	23	
ICD2027	PC Motherboard Clock Generator	39	
ICD2028	PC Motherboard Clock Generator	55	
ICD2093	"Super-Buffer" Clock Generator	79	
2 – Low-	Power System Logic		101
ICD2029	PC Notebook/Subnotebook/Palmtop Clock Generator	103	
ICD20291	PC Notebook/Subnotebook/Palmtop Clock Generator	105	
3 – Grap	ohics Frequency Synthesizers		107
ICD2042A	Dual VGA Clock Generator	109	
ICD2061A	Dual Programmable Graphics Clock Generator	125	
ICD2062B	Dual Programmable ECL/TTL Clock Generator	159	
ICD2063	Programmable Graphics Clock Generator	195	
4 – Prog	rammable Products		239
ICD2051	Dual Programmable Clock Oscillator	241	
f2PC Board	High-Performance Frequency Generator	261	
5 – QuiX	TAL Embedded Crystal Products		265
ICD6233	One-Time Programmable Clock Oscillator	267	
ICD6151	Dual Programmable Clock Oscillator	275	
ICD6053	3-State HCMOS Programmable Clock Oscillator	277	



279
219
281
285
289
292
295
298
299
301
305
307
309
310
311

# Motherboard Frequency Synthesizers



1 – Motherboard Frequency Synthesizers				
ICD2023	PC Motherboard Clock Generator	3		
ICD2025	Motherboard Clock Generator	23		
ICD2027	PC Motherboard Clock Generator	<i>39</i>		
ICD2028	PC Motherboard Clock Generator	55		
ICD2093	"Super-Buffer" Clock Generator	<i>79</i>		



# **ICD2023**

#### **PC Motherboard Clock Generator**

Industry Standard Single-Chip Oscillator for 486/386/286 Personal Computer Motherboards

- 7 Independent Clock Outputs Handle all Clocking Requirements for Personal Computer Motherboards
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Programmable Frequency Range: 10 MHz – 80 MHz with 50% Duty Cycle
- Ideally Suited for PC Desktop and Laptop Computer Applications
- Sophisticated Internal Loop-Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters S2
- Battery Input Maintains 32.768 KHz Clock During Power-Down
- 3-State Oscillator Control Disables Outputs for Test Purposes
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 20-Pin SOIC Package Configuration




Fig. 1: ICD2023 Block Diagram



Contents	Figures		
Introduction	5	1: ICD2023 Block Diagram	3
Pin & Signal Descriptions	6	2: Pin Descriptions	6
•		3: Crystal Schematic	16
General Considerations	8	4: Rise and Fall Times	20
Fixed Frequency Oscillator Operation			
CPUCLK Programmable Oscillator: Selection Mode		5: Serial Programming Timing	20
CPUCLK Programmable Oscillator: Serial Mode		6: 3-State Timing	21
Programming Constraints		Tobloo	
ICD2023 Programming Example		Tables	
Output Frequency Accuracy		1: Signal Descriptions	6
3-State Output Operation		2: Fixed Frequency Oscillator	_
No External Components Required		Outputs	8
PC Board Routing Issues		3: CPUCLK Output with MODE = 1	9
Circuit Description		4: Programming Word Bit	
Minimized Parasitic Problems		Fields	ç
Stability and "Bit-Jitter"		5: Mux Bits M0-M1	10
Temperature and Process Sensitivity		6: Mux Bit M2	10
VBATT		7: Index Field (I)	11
Crystal Operation		8: Possible P & Q values	12
Ordering Information	17		17
<b>Device Specifications</b>	18	9: Order Codes	1 /
•		10: Absolute Maximum Ratings	18
Electrical Data			
Timing Diagrams		11: DC Characteristics	18
Revision History / Credits	22	12: AC Characteristics	19



# Introduction


A modern personal computer motherboard often requires as many as six different crystal can oscillators. A new family of frequency synthesis parts from IC DESIGNS replaces the large number of the oscillators required to build such multi-function motherboards. These parts synthesize all the required frequencies in a single monolithic device, thus lowering manufacturing costs and significantly reducing the printed circuit board space required.

The ICD2023 PC-AT Motherboard Clock Generator offers 2 oscillators, 2 phase-locked loops and 7 different outputs in a single package. Six of the outputs are of a fixed value while the seventh oscillator is fully user-programmable and may be changed "on the fly" to any desired frequency value between 10 MHz and 80 MHz. The ICD2023 is ideally suited for use in both existing designs (since it requires no support from the motherboard chip set and outputs 7 frequencies concurrently) and new designs which can utilize the programmable nature of this device.



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin#	Signal	Function		
1	XTAL2	Oscillator Output to a 32.768 KHz Parallel-Resonant Crystal		
2	32.768 KHz	32.768 KHz Output		
3	16 MHz	16 MHz Output		
4	VDD	+5V to I/O Ring		
5	GND	Ground		
6	XSYSB1	Input Reference Oscillator for all Phase-Locked Loops (nominally 14.31818 MHz). An optional PC System Bus Clock Signal may be used as input if available.		
7	XSYSB2	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more information on crystal requirements, please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)		



**Table 1: Signal Descriptions (Continued)** 

Pin#	Signal	Function	
8	14.318 MHz	14.31818 MHz Output	
9	1.8432 MHz	1.8432 MHz Output	
10	CPUCLK	CPUCLK Programmable Oscillator Output (See <i>Table 3: CPUCLK Output with MODE = 1</i> on page 9)	
11	MODE	MODE=0, CPUCLK is in programmable mode MODE=1, CPUCLK is in selection mode	
12	12.0 MHz	12.0 MHz Output	
13	24.0 MHz	24.0 MHz Output	
14	S0 / CLOCK	MODE=0, S0 is serial clock input line for CPUCLK MODE=1, S0 is select line for CPUCLK (Internal pull-up)	
15	S1 / DATA	MODE=0, S1 is serial data input line for CPUCLK MODE=1, S1 is select line for CPUCLK (Internal pull-up)	
16	AVDD	+5 volts to Analog Core	
17	S2	MODE=0 & S2=1: CPUCLK=(14.31818 MHz) reference frequency MODE=1, S2 is select line for CPUCLK (Internal pull-down)	
18	OUTDIS	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pull-up for no-connect if 3-state operation is not needed.)	
19	VBATT	+5V for battery backup operation	
20	XTAL1	Oscillator input from a 32.768 KHz crystal. For more information on crystal requirements, please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292.	



# **General Considerations**

#### **Fixed Frequency Oscillator Operation**

The following table describes each output:

**Table 2: Fixed Frequency Oscillator Outputs** 

Output Clock Function	Desired Freq. (MHz)	Actual Freq. (MHz)	PPM Error	Notes
Real-Time Clock	32.768 KHz	32.768 KHz	0	Pass-through 32.768 KHz XTAL
System Bus	14.318	14.318	0	Pass-through 14.31818 MHz XTAL
Int. Bus Clock	16.000	15.983	1058	VCO = 47.94295 / 3
Keyboard Clock	12.000	11.987	1058	VCO = 47.94295 / 4
Floppy Disk Clock	24.000	23.975	1058	
Serial Port	1.843	1.844	543	

#### **CPUCLK Programmable Oscillator: Selection Mode**

CPUCLK is the programmable oscillator offering two modes of operation. The first mode uses three select lines to select one of 8 different preset frequencies, while the other mode allows the user to program any desired frequency between 10 MHz and 80 MHz. The two different modes are controlled by the MODE signal.



When MODE = 1, the selection lines can be changed to choose different frequencies. When this occurs, PLL #2 section will immediately seek the newly selected frequency as shown in the following table. During the transition period, the CPUCLK output will not glitch.

Desired Freq. Actual Freq. **PPM** S<sub>2</sub> S1 SO (MHz) (MHz) **Error** 0 0 0 20.000 20.0454 2272 0 0 1 1058 24.000 23.9746 0 I 0 32.000 32.0455 1422 0 1 40.000 40.0909 2272 1 0 0 50.000 49.9923 154 66.667 66.5962 57 0 1 80.000 80.1818 2272 100.000<sup>a</sup> 1 99.8182 1 1818

Table 3: CPUCLK Output with MODE = 1

#### **CPUCLK Programmable Oscillator: Serial Mode**

When MODE = 0, CPUCLK enters its programmable mode. Signals S0 (clock) and S1 (data) become a serial interface, allowing a 20-bit number to be shifted in. The ICD2023 programmable oscillator (CPUCLK) requires a 20-bit programming word (W). This word contains 4 fields:

**Table 4: Programming Word Bit Fields** 

Field	# of Bits	Notes
Index (I)	4	MSB (Most Significant Bits)
P Counter value (P')	7	
Mux (M)	3	
Q Counter Value (Q')	6	LSB (Least Significant Bits)

If signal S2=1 and MODE=0, then the reference frequency (14.31818 MHz) is multiplexed to the CPUCLK output. This enables a glitch-free transition to the reference frequency while the VCO stabilizes.

a. Duty cycle specs not guaranteed above 80 MHz



The frequency of the programmable oscillator  $f_{(VCO)}$  is determined by these fields as follows:

$$P' = P - 3$$
  $Q' = Q - 2$   
 $f_{(VCO)} = (2 \times f_{(REF)} \times \frac{P}{Q})$ 

where  $f_{(REF)}$  = Reference frequency = 14.31818 MHz.

The value of  $f_{(VCO)}$  should be kept between 40 MHz and 80 MHz. Therefore, for output frequencies below 40 MHz,  $f_{(VCO)}$  must be multiplied up into the required range. The mux bits allow a post-divide of the higher VCO to bring the output to those desired values below 40 MHz.

Table 5: Mux Bits M<sub>0</sub>-M<sub>1</sub>

$M_1$	M <sub>0</sub>	Divisor
0	0	16
0	1	4
1	0	2
1	1	1

The M2 mux bit is used to select which one of the two Phase-Locked Loops is to be utilized in the CPUCLK output. Normally, the PLL #2 section (see Fig.~1:ICD2023~Block~Diagram on page 3) is used. However, if the desired output frequency requires  $f_{(VCO)}$  to be set to 48 MHz, then PLL #1 section should be used. This both reduces power consumption (since only one VCO is activated) and eliminates the possibility of jitter which can arise when 2 VCOs of the same frequency beat (heterodyne) against each other.

Table 6: Mux Bit M<sub>2</sub>

M <sub>2</sub>	CPUCLK		
0	PLL #2		
1	PLL #1 (48 MHz)		



The Index field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from the following table. (Note that this table is referenced to the VCO frequency  $f_{(VCO)}$ , rather than to the desired output frequency.)

**Table 7: Index Field (I)** 

I	f <sub>(VCO)</sub> MHz			
0001	40.0 – 47.5			
0010	47.5 – 52.2			
0011	52.2 – 56.3			
0100	56.3 – 61.9			
0101	61.9 – 65.0			
0110	65.0 – 68.1			
0111	68.1 – 80.0			
1111	Turn off VCO			

If the desired VCO frequency lies on a boundary in the table — in other words, if it is exactly the upper limit of one entry and the lower limit of the next — then either index value may be used (since both limits are tested), but we recommend using the higher one.

To assist with these calculations, IC DESIGNS provides *BitCalc* (Part #ICD/BCALC), a Windows<sup>TM</sup> program which automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers. For Macintosh or DOS environments, please ask about availability. Please specify disk size (5" or 3") when ordering *BitCalc*.



#### **Programming Constraints**

There are five primary programming constraints the user must be aware of:

$$f_{(REF)} = 14.31818 \text{ MHz}$$

$$200 \text{KHz} \le \frac{f_{(REF)}}{Q} \le 1 \text{MHz}$$

$$40 \text{MHz} \le f_{(VCO)} \le 80 \text{MHz}$$

$$3 \le Q \le 65$$

$$4 \le P \le 130$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed for completeness sake; however, by using the *BitCalc* program all of these constraints become transparent.

#### **ICD2023 Programming Example**

Derive the proper programming word for a 39.5 MHz output frequency, using 14.31818 MHz as the reference frequency:

Since 39.5 MHz < 40 MHz, double it to 79.0 MHz. Set M2, M1 and M0 to 0, 1 and 0, respectively. Set I to 0111. The result:

$$f_{(VCO)} = 79.0 = (2 \times 14.31818 \times \frac{P}{Q})$$
  
 $\frac{P}{Q} = 2.7857$ 

Several choices of P and Q are available:

Table 8: Possible P & Q values

P	Q	f <sub>(VCO)</sub>	Error (in ppm)
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419

Choose (P, Q) = (80,29) as this results in the best accuracy (40 ppm).



Therefore:

$$P' = P - 3 = 80 - 3 = 77 = 1001101$$
 (4dH)

$$Q' = Q - 2 = 29 - 2 = 27 = 011011$$
 (1bH)

and the full programming word, W, is:

$$W = I, P', M, Q' = 0111, 1001101, 010, 011011 = 011110011010101011011$$
 (79a9bH)

A low-to-high transition on S0 is used to shift the programming word W into S1 as a serial bit stream, LSB first. (See the set-up and hold timing specifications elsewhere in this datasheet.) If more than 20 shifts are performed, only the last 20 data bits received will be retained.

#### **Output Frequency Accuracy**

The accuracy of the ICD2023 output frequencies depends on the target output frequency. As stated previously, the output frequencies of the ICD2023 are an integral fraction of the input reference frequency:

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{O})$$

Only certain output frequencies are possible for a particular reference frequency. However, the ICD2023 normally produces an output frequency within 0.1% of the target frequencies listed. This is more than sufficient to meet standard motherboard requirements. Specifics regarding accuracy are available from the output of the *BitCalc* program.

#### **3-State Output Operation**

The OUTDIS signal, when pulled low, will 3-state all the clock output lines (except 32.768 KHz). This supports wired-or connections between external clock lines, and allows for procedures such as automated testing where the clock must be disabled. The OUTDIS signal contains an internal pull-up; it can be left unconnected if 3-state operation is not required.

#### **No External Components Required**

Under normal conditions no external components are required for proper operation of any of the internal circuitry of the ICD2023.

#### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.



A full power and ground plane layout should be employed both under and around the IC package. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Refer to IC DESIGNS Application Notes *Power Feed and Board Layout Issues* on page 281 and *Minimizing Radio Frequency Emissions* on page 285 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2023 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

When designing with this device, it is best to locate the ICD2023 closest to the device requiring the highest frequency. If the high-frequency clocks must be routed to board extremes, the ICD2031 distributed "satellite" oscillators should be considered.

#### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in the diagram on the first page. The external input frequency  $f_{(REF)}$  is 14.31818 MHz, and goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable "synthesized" signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO to either go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up and down movement of the variable frequency will ultimately lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.

#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate ground buses for the analog and digital circuitry are used.

#### Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.



Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCOs and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be acceptable for motherboard designs.

#### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the IC DESIGNS is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the IC DESIGNS, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.

#### **VBATT**

The VBATT input powers the Real-Time Clock Oscillator (RTC). The backup power is typically supplied by a 3V lithium battery; however, any voltage between 2V and 5V is acceptable.



#### **Crystal Operation**

The following diagram details the proper way to hook up the two reference crystals. See the IC DESIGNS Application Note titled *Crystal Oscillator Topics* on page 292 for specifics regarding recommended crystals.




Fig. 3: Crystal Schematic



# **Ordering Information**

**Table 9: Order Codes** 

Part Number	Package Type	Temperature Range	<b>Clock Output Options</b>
ICD2023	S = 20-Pin SOIC	C = Commercial <sup>a</sup>	2 = CPUCLK ROM A, 16 MHz Output

a. 0°C to +70°C

Example: order ICD2023SC-2 for the ICD2023, 20-pin SOIC, commercial temperature range device which utilizes the CPUCLK ROM Option A table of frequency decodes and provides a 16 MHz output on pin 3. Custom CPUCLK ROM decodes are available by special order.



# **Device Specifications**

#### **Electrical Data**

**Table 10: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$ & $AV_{\mathrm{DD}}$	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\rm DD}+0.5$	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$T_{\mathrm{J}}$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		375	mWatts

**NOTE:** Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 11: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{BATT}$	Backup battery voltage	2.0	5.0	Volts	typ. = 3.0 Volts
$V_{\mathrm{IH}}$	High-level input voltage	2.0		Volts	
$V_{\mathrm{IL}}$	Low-level input voltage		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	2.4		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current		150	μΑ	$V_{IH} = V_{DD} - 0.5V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IL} = 0.5V$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{\mathrm{DD}}$	Power supply current	25	65	mA	
$I_{DD-TYP}$	Power supply current (typical)		40	mA	CPUCLK = 66 MHz
$I_{BATT}$	Backup battery current		50	μΑ	$V_{BATT} = 3.0V$
$I_{BATT-TYP}$	Backup battery current (typical)		8	μΑ	$C_L = 10pF$



**Table 12: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
	CPUCLK	Reference Oscillator Output	10		80	MHz
t <sub>1</sub>	ref freq	Reference Oscillator nominal value			14.318	MHz
$t_2$	duty cycle	Duty cycle for the output oscillators defined as $t_2 \div t_1$	40%		60%	
t <sub>3</sub>	rise time	Rise time for the output oscillators into a 25pF load			3	ns
t <sub>4</sub>	fall time	Fall time for the output oscillators into a 25pF load			3	ns
t <sub>5</sub>	set-up	Delay required after MODE goes low prior to starting the S0 clock line			0	ns
t <sub>6</sub>	cycle time	Minimum cycle time for the S0 clock	200			ns
t <sub>7</sub>	set-up	Time required for the data to be valid prior to the rising edge of S0 / CLOCK	10			ns
t <sub>8</sub>	hold	Time required for the data to remain valid after the rising edge of S0 / CLOCK	5			ns
t <sub>9</sub>	clk unstable	Time CPUCLK oscillator remains valid after MODE signal goes low			0	ns
t <sub>10</sub>	clk stable	Time required for the CPUCLK oscillator to become valid after last S0 clock			10	msec
t <sub>11</sub>	clk unstable	Time the output oscillators remain valid after the S0, S1 or S2 select signals change value			0	ns
t <sub>12</sub>	clk stable	Time required for the output oscillators to become valid after the S0, S1 or S2 select signals change value			10	msec
t <sub>13</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion			12	ns
t <sub>14</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high			12	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



# **Timing Diagrams**

Fig. 4: Rise and Fall Times




Fig. 5: Serial Programming Timing







Fig. 6: 3-State Timing





# **Revision History / Credits**

V2.7 (11/15/93) — Final Release Version



# ICD2025

#### **Motherboard Clock Generator**

Single-Chip Dual Oscillator for Personal Computer Motherboard Designs

- 3 Independent Clock Outputs: Separate CPUCLK, SYSCLK and Buffered Reference Clock
- Ideally Suited for 386/486
   Motherboard Applications
- Phase-Locked Loop Output Range of 1.843 MHz – 100 MHz
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Sophisticated Internal Loop Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 3-State Oscillator Control Disables Outputs for Test Purposes
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 16-Pin SOIC Package




Fig. 1: ICD2025 Block Diagram

**Table 1: Available Frequencies** 

SYSCLK	(MHz)	CPUCLK
1.843		16.000
3.686		20.000
8.000		25.000
12.000		32.000
18.432		33.333
20.000		40.000
24.000		50.000
32.000		66.667
	•	80.000
		100.000



Contents		Figures	
Introduction	25	1: ICD2025 Block Diagram	23
Pin & Signal Descriptions	26	2: Pin Descriptions	26
General Considerations		3: Rise and Fall Times	35
CPU and System Clock Oscillator Selection		4: 3-StateTiming	35
PC Board Routing Issues		5: Selection Timing	36
Output Frequency Accuracy			
3-State Output Operation		Tables	
No External Components Required		d. A Nabla Europeania	00
Circuit Description		1: Available Frequencies	23
Minimized Parasitic Problems		2: Signal Descriptions	27
Stability and "Bit-Jitter"		3: CPUCLK Selection	28
Temperature and Process Sensitivity	,	4: SYSCLK Selection	29
Ordering Information	32	5: Order Codes	32
<b>Device Specifications</b>	33	6: Absolute Maximum	
Electrical Data		Ratings	33
Timing Diagrams		7: DC Characteristics	33
Revision History / Credits	37	8: AC Characteristics	34



# Introduction

The emergence of new, highly integrated core logic chip sets has significantly simplified the clocking requirements of inexpensive PC-clone motherboards. The ICD2025 is intended to offer a low-cost approach to the generation of the necessary three clocks typically required.


While lower in cost than other IC DESIGNS motherboard devices which offer greater functionality, the ICD2025 still maintains the consistently high quality level our customers have come to expect: full temperature test, complete functional test and (still) the industry's only jitter screening test.

V1.4 (11/15/93) ICD2025 25



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions





**Table 2: Signal Descriptions** 

Pin#	Signal	Function
1	SYSBUS	Buffered Reference Frequency Output (14.31818 MHz)
2	SYSCLK	System Clock Oscillator Output (see Table 4: SYSCLK Selection on page 29)
3	OUTDIS	Output Disable (Enable 3-State Output) when signal is pulled low. (Internal pullup allows no-connect if 3-state operation not needed).
4	GND	Ground
5	FREF / XTAL1	Input Reference Oscillator (nominally 14.31818 MHz) A crystal may be used if a reference oscillator is not available.
6	XTAL2	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note Crystal Oscillator Topics on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)
7	C0	CPUCLK Selection Signal — Bit 0 (internal pull-up)
8	S0	SYSCLK Clock Selection Signal — Bit 0 (internal pull-up)
9	S1	SYSCLK Selection Signal — Bit 1 (internal pull-up)
10	C1	CPUCLK Selection Signal — Bit 1 (internal pull-up)
11	C2	CPUCLK Selection Signal — Bit 2 (internal pull-up)
12	S2	SYSCLK Selection Signal — Bit 2 (internal pull-up)
13	VDD	+5V to I/O Ring
14	C3	CPUCLK Selection Signal — Bit 3 (internal pull-down)
15	CPUCLK	CPU Clock Oscillator Output (see CPUCLK Selection Table)
16	AVDD	+5V to Analog Core

V1.4 (11/15/93) ICD2025 27



### **General Considerations**

#### **CPU and System Clock Oscillator Selection**

The output frequency value of the CPU clock oscillator (CPUCLK) is selected by the four CPU clock selection inputs: C0, C1, C2, and C3. This feature allows the ICD2025 to support different CPU speeds. The output frequency value of the system clock oscillator (SYSCLK) is selected by the three system clock selection inputs: S0, S1, and S2. The selection tables are shown below.

At any time during operation, the selection lines can be changed to select a different frequency. When this occurs, the internal phase-locked loop will immediately seek the newly selected frequency. During the transition period, the clock output will multiplex glitch-free to the 14.31818 MHz reference signal until the PLL settles to the new frequency. The timing for this transition is detailed in *Table 8: AC Characteristics* on page 34.

**Table 3: CPUCLK Selection** 

<b>C3</b>	C2	C1	CO	Word	Desired Freq. (MHz)	Actual Freq. (MHz)	PPM Error
0	0	0	0	0	40.000	39.812	4734
0	0	0	1	1	80.000	79.623	4734
0	0	1	0	2	33.333	33.322	320
0	0	l	1	3	66.667	66.645	335
0	1	0	0	4	25.000	25.000	0
0	1	0	1	5	50.000	50.000	0
0	1	1	0	6	16.000	15.923	4848
0	1	1	1	7	32.000	31.846	4848
1	0	0	0	8	20.000	19.906	4734
1	0	0	1	9	100.000	99.840	1600
1	0	1	0	10	40.000	39.812	4734
1	0	1	1	11	80.000	79.623	4734
1	1	0	0	12	33.333	33.322	320
1	1	0	1	13	66.667	66.645	335
1	1	1	0	14	25.000	25.000	0
1	1	1	1	15	50.000	50.000	0



<b>S2</b>	S1	S0	Word	Desired Freq. (MHz)	Actual Freq. (MHz)	PPM Error
0	0	0	0	18.432	18.431	62
0	0	1	1	20.000	20.003	167
0	1	0	2	24.000	23.998	80
0	1	1	3	1.843	1.843	144
ı	0	0	4	12.000	11.999	80
1	0	1	5	8.000	8.001	167
1	1	0	6	3.686	3.687	144
1	1	1	7	32.000	32.005	167

Table 4: SYSCLK Selection

#### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at the higher system clock frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. It is important that the ground plane be nearly continuous with a minimum of cuts, holes, or breaks. Both analog and digital ground pins should go directly to this plane.

To produce an output of high spectral purity, additional supply noise precautions might be required, particularly in noisy environments. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and AVDD can help to filter noisy supply lines.

The designer should also avoid routing the two output traces of the ICD2025 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

When designing with this device, it is best to locate the ICD2025 closest to the device requiring the highest frequency. For more details concerning layout and power considerations, please see the IC DESIGNS Application Note *Power Feed and Board Layout Issues* on page 281.

V1.4 (11/15/93) ICD2025 29



#### **Output Frequency Accuracy**

The accuracy of the ICD2025 output frequencies depends on the target output frequencies. The tables within this document contain target frequencies which differ from the actual frequencies produced by the clock synthesizer.

The output frequencies of the ICD2025 are an integral fraction of the input (reference) frequency:

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

Only certain output frequencies are possible for a particular reference frequency. However, the ICD2025 always produces an output frequency within 0.1% of the target frequencies listed, which is more than sufficient to meet standard system logic requirements. (Actual values are given in the tables.)

#### 3-State Output Operation

The OUTDIS signal, when pulled low, will 3-state the SYSCLK, CPUCLK and SYSBUF output lines. This supports procedures such as automated testing, where the clock must be disabled. The OUTDIS signal contains an internal pull-up but should be tied to VDD if not used.

#### **No External Components Required**

Under normal conditions no external components other than a reference crystal are required for proper operation of any of the internal circuitry of the ICD2025.

#### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in the diagram on the first page. The external input frequency  $f_{(REF)}$  is typically 14.31818 MHz (as derived from the PC system bus) and goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable "synthesized" signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO to either go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up and down movement of the variable frequency will ultimately lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.



#### Minimized Parasitic Problems

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements with their output oscillator pins placed on separate sides of the package. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate power and ground buses for the analog and digital circuitry are used.

The package leadframes are optimized for the lowest possible inductance from the supply pin on the package to the die within, and results in minimized supply noise problems such as ground-bounce and output crosstalk.

#### Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.

Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCO's and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough for system logic applications.

### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2025 is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures the loop filter will track the same process variations as does the VCO. With the ICD2025, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.

V1.4 (11/15/93) ICD2025 31



# **Ordering Information**

**Table 5: Order Codes** 

Part Number	Package Type	Temperature Range
ICD2025	S = 16-Pin SOIC DIP	C = Commercial <sup>a</sup>

a.  $0^{\circ}$ C to  $+70^{\circ}$ C

Example: order ICD2025PC for the ICD2025, 16-pin plastic SOIC, commercial temperature range device.



# **Device Specifications**

#### **Electrical Data**

**Table 6: Absolute Maximum Ratings** 

Name	ame Description		Max	Units
V <sub>DD</sub> & AV <sub>DD</sub>	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\rm DD}+0.5$	Volts
T <sub>STOR</sub>	Storage temperature	65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)	+260	°C	
$T_{J}$	Junction temperature		+125	°C
$P_{\mathrm{DISS}}$	Power dissipation	350	mWatts	

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 7: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{IH}$	High-level input voltage	2.0		Volts	
$V_{IL}$	Low-level input voltage		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	2.4		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current		150	μΑ	$V_{IH} = 5.25V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IH} = 0V$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{DD}$	Power supply current		50	mA	(@ hi freq)
$I_{ADD}$	Analog Power Supply Current		6	mA	

V1.4 (11/15/93) ICD2025 33



**Table 8: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value	4	14.318	26	MHz
t <sub>(REF)</sub>	reference clock period	$1 \div f_{(REF)}$	38.5	69.8	2500	ns
t <sub>1</sub>	input duty cycle	Duty cycle for the input oscillator defined as $t1 \div t_{(REF)}$	25%	50%	75%	
t <sub>2</sub>	output period	CPUCLK oscillator value	8.3 120 MHz		2857 350 KHz	ns
t <sub>3</sub>	output duty cycle	Duty cycle for the output oscillator defined as $t_3 \div t_2$ (measured at 2.5V)	40%		60%	
t <sub>4</sub>	rise time	Rise time for the output oscillator into a 25pF load			3	ns
t <sub>5</sub>	fall time	Fall time for the output oscillator into a 25 pF load			3	ns
t <sub>6</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion			12	ns
t <sub>7</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high			12	ns
t <sub>MUXREF</sub>	clk stable	Time required for the output oscillators to become valid after C0–C3 or S0–S2 select 3.4 5 signals change value		6.9	msec	
t <sub>freq1</sub>	freq1 output	Old frequency output				
$t_{\rm freq2}$	freq2 output	New frequency output				
t <sub>A</sub>	f <sub>(REF)</sub> mux time	Time clock output remains high while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	ns
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



### **Timing Diagrams**

Fig. 3: Rise and Fall Times





Fig. 4: 3-StateTiming



V1.4 (11/15/93) ICD2025 35




Fig. 5: Selection Timing

# **Revision History / Credits**

V1.4 (11/15/93) — Final Release Version



# **ICD2027**

### PC Motherboard Clock Generator

Single-Chip Oscillator Ideally Suited for 486/386/286 Laptop/Notebook Computer Applications

- 6 Clock Outputs Handle all Clocking Requirements for Personal Computer Motherboards
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Frequency Range from 760 KHz – 100 MHz with 50% Duty Cycle
- 2 Power-Down Modes Hardware Pin and Programmable Software Mode
- Concurrent and Low Skew
   ÷1 and ÷2 CPUCLK Outputs
- Ideally Suited for PC Desktop, Laptop and Notebook Computer Applications
- Battery Input Maintains 32.768 KHz Clock During Power-Down
- 3-State Oscillator Control Disables Outputs for Test Purposes
- Sophisticated Internal Loop-Filter Requires no External Components
- 5V, Low-Power, High-Speed CMOS Technology
- Available in 20-Pin SOIC Package Configuration






Fig. 1: ICD2027 Block Diagram



Contents		Figures	
Introduction 4		1: ICD2027 Block Diagram 2: Pin Descriptions	39 42
Pin & Signal Descriptions	42	3: Crystal Schematic	42
General Considerations	44	4: Rise and Fall Times	51
CPUCLK Oscillator Operation	Total and control and	5: 3-StateTiming	51
Fixed Frequency Oscillator Opera	ation	6: CPUCLK Skew	52
Power-Down Operation		7: Selection Timing	52
3-State Output Operation			
Skew-Free ÷2 on CPUCLK/2	And the second s	Tables	
PC Board Routing Issues		ianics	
Circuit Description	nahur ghirachamanna	1: Signal Descriptions	42
VBATT		2: CPUCLK ROM Selection Outputs	44
Crystal Operation		3: Fixed Frequency	
Ordering Information	48	Oscillators	45
<b>Device Specifications</b>	49	4: Soft Power-Down Mode (S0-S3 = 0000)	45
Electrical Data		5: Order Codes	48
Timing Diagrams  Revision History / Credits	53	6: Absolute Maximum Ratings	49
		7: DC Characteristics	49
		8: AC Characteristics	50
	1		



# Introduction

A modern personal computer motherboard often requires as many as six different crystal can oscillators per printed circuit board. A new family of frequency synthesis parts from IC DESIGNS replaces the large number of the oscillators required to build such multi-function motherboards. These parts synthesize all the required frequencies in a single monolithic device, thus lowering manufacturing costs and significantly reducing the printed circuit board space required.


The ICD2027 PC Motherboard Clock Generator offers 2 oscillators, 2 phase-locked loops, and 6 different outputs in a single package. Four of the outputs are of a fixed value while the other two may be changed "on the fly" to any one of 16 preset frequency values between 760 KHz and 100 MHz. The ICD2027 is ideally suited for use in new laptop/notebook designs due to its dual power-down modes. The ICD2027 also requires no support from the motherboard chip set and outputs all 6 frequencies concurrently.

V1.7 (11/15/93) ICD2027 41



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin#	Signal	Function	
1	XTAL2	Oscillator Output to a 32.768 KHz Parallel-Resonant Crystal	
2	32.768 KHz	32.768 KHz Output	
3	S0	Bit 0 (LSB) of S0–S3, used to select CPUCLK frequency (Internal pull-down)	
4	S1	Bit 1 of S0–S3, used to select CPUCLK frequency (Internal pull-down)	
5	GND	Ground	
6	XSYSB1	Input Reference Oscillator for all Phase-Locked Loops (nominally 14.31818 MHz). An optional PC System Bus Clock Signal may be used as input if available.	
7	XSYSB2	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note Crystal Oscillator Topics on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)	



**Table 1: Signal Descriptions** 

Pin#	Signal	Function	
8	14.318 MHz	14.31818 MHz Output	
9	1.8432 MHz	1.8432 MHz Output	
10	CPUCLK	CPUCLK Programmable Oscillator Output (See <i>Table 2: CPUCLK ROM Selection Outputs</i> on page 44)	
11	CPUCLK/2	Half the frequency of CPUCLK. Output is phase-coherent with the CPUCLK output.	
12	24.0 MHz	24.0 MHz Output	
13	PWRDWN	Used to select Power Down mode when signal is pulled low (Pull-down)	
14	OUTDIS	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pull-up allows no-connect if 3-state operation not needed.)	
15	VDD	+5V to I/O Ring	
16	AVDD	+5V to Analog Core. See Power Feed and Board Layout Issues on page 281.	
17	<b>S</b> 3	Bit 3 (MSB) of S0–S3, used to select CPUCLK frequency (Internal pull-down)	
18	S2	Bit 2 of S0–S3, used to select CPUCLK frequency (Internal pull-down)	
19	VBATT	+2V to +5V used for battery backup operation.	
20	XTAL1	Real-Time Clock Input Reference Oscillator (nominal 32.768 KHz).	

V1.7 (11/15/93) ICD2027 43



### **General Considerations**

### **CPUCLK Oscillator Operation**

CPUCLK is the selectable oscillator. It uses 4 select lines to select 1 of 16 different preset frequencies. (Reference Frequency = 14.31818 MHz)

**Table 2: CPUCLK ROM Selection Outputs** 

<b>S3</b>	S2	S1	S0	Desired Freq. (MHz)	Actual Freq. (MHz)	PPM Error
0	0	0	0	0.7950 <sup>a</sup>	f <sub>(REF)</sub> / 18	0
0	0	0	1	0.7950	f <sub>(REF)</sub> / 18	0
0	0	1	0	33.3000	33.2981	57
0	0	1	1	0.7600	0.7599	75
0	1	0	0	2.0000	2.0003	167
0	1	0	1	3.0000	2.9968	1057
0	1	1	0	8.0000	8.0013	167
0	1	1	1	10.0000	10.0227	2273
1	0	0	0	20.0000	20.0455	2273
1	0	0	1	24.0000	23.9747	1057
1	0	1	0	32.0000	32.0053	167
1	0	1	1	40.0000	40.0909	2273
1	1	0	0	50.0000	50.0000	0
1	1	0	1	66.6000	66.5962	57
1	1	1	0	80.0000	80.1818	2273
1	1	1	1	100.0000	99.8182	1818

a. Soft Power-Down Mode

NOTE: The select lines have internal pull-downs so that in a system power-down situation, the power-down mode is chosen in the CPUCLK table as the default. Therefore, upon power-up, one of the select lines must be pulled high.



### **Fixed Frequency Oscillator Operation**

The following table describes each output:

**Table 3: Fixed Frequency Oscillators** 

Output Clock Function	Desired Freq. (MHz)	Actual Freq. (MHz)	PPM Error	Notes
Real-Time Clock	32.768 KHz	32.768 KHz	0	Pass-through 32.768 KHz XTAL
System Bus	14.31818	14.31818	0	Pass-through 14.31818 MHz XTAL
Floppy Disk Clock	24.00000	23.97470	1058	
Serial Port	1.84320	1.84420	1058	

#### **Power-Down Operation**

There are two power-down modes within the ICD2027. The first is the hardware mode. When Pin 13 is pulled low (PWRDWN = 0), the part is immediately forced into its lowest power mode. This shuts down everything but the 32.768 KHz oscillator and its output. All power is now supplied by the VBATT input. For minimum power consumption in power-down mode, all select lines should be set low and  $\overline{OUTDIS}$  should be set high.

The second mode is a programmable soft power-down mode. This mode shuts down the two phase-locked loops and all outputs except for the CPUCLK output, which runs at 795 KHz — a frequency sufficient to refresh dynamic RAMs.

Table 4: Soft Power-Down Mode (S0-S3 = 0000)

Output Signal	Status	
32.768 KHz	32.768 KHz	
CPUCLK	795.00 KHz	
CPUCLK/2	(shutdown)	
14.318 MHz	(shutdown)	
1.8432 MHz	(shutdown)	
24.000 MHz	(shutdown)	

V1.7 (11/15/93) ICD2027 45



#### **3-State Output Operation**

The OUTDIS signal, when pulled low, will 3-state all the clock output lines (except 32.768 KHz). This supports wired-or connections between external clock lines, and allows for procedures such as automated testing where the clock must be disabled. The OUTDIS signal contains an internal pull-up; it can be left unconnected if 3-state operation is not required.

#### Skew-Free +2 on CPUCLK/2

The CPUCLK/2 output is available concurrently as a  $\div 2$  of the desired CPUCLK output. The  $\div 2$  output is also closely matched in order to minimize the phase differences between the two outputs. Typical phase coherence is less than 1 ns of skew between the two outputs, with 2 ns guaranteed worst case.

#### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz. When designing with this device, it is best to locate the ICD2027 closest to the device requiring the highest frequency.

A full power and ground plane layout should be employed both under and around the IC package. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Refer to IC DESIGNS Application Notes *Power Feed and Board Layout Issues* on page 281 and *Minimizing Radio Frequency Emissions* on page 285 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2027 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

#### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in the diagram on the first page. The external input frequency of 14.31818 MHz goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable "synthesized" signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO to either go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output fre-



quency. This up and down movement of the variable frequency will ultimately lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.

#### **VBATT**

The VBATT input powers the Real-Time Clock Oscillator (RTC). The backup power is typically a 3V lithium battery; however, any voltage between +2V and +5V is acceptable.

#### **Crystal Operation**

The following diagram details the proper way to hook up the two reference crystals. See the IC DESIGNS Application Note titled *Crystal Oscillator Topics* on page 292 for specifics regarding recommended crystals.




Fig. 3: Crystal Schematic

V1.7 (11/15/93) ICD2027 47



# **Ordering Information**

**Table 5: Order Codes** 

Part Number	Package Type	<b>Temperature Range</b>	CPUCLK ROM Option
ICD2027	S = 20-Pin SOIC DIP	$C = Commercial^a$	1

a.  $0^{\circ}$ C to  $+70^{\circ}$ C

Example: order ICD2027SC-1 for the ICD2027, 20-pin plastic SOIC, commercial temperature range device which uses the standard CPUCLK ROM Option 1 table of frequency decodes. Custom CPUCLK ROM decodes are available by special order.



# **Device Specifications**

#### **Electrical Data**

**Table 6: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
V <sub>DD</sub> & AV <sub>DD</sub>	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts
T <sub>STOR</sub>	Storage temperature	-65	+150	°C
T <sub>SOL</sub>	Max soldering temperature (10 sec)		+260	°C
$T_{J}$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		375	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 7: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{IH}$	High-level input voltage	2.0		Volts	
$V_{IL}$	Low-level input voltage		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	2.4		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$V_{BATT}$	Backup battery voltage	2.0	5.0	Volts	
I <sub>IH</sub>	Input high current		150	μΑ	$V_{IH} = 5.25V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IL} = 0V$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{DD}$	Power supply current	25	65	mA	
I <sub>DD-PD</sub>	Soft power-down current		7.5	mA	
I <sub>BATT</sub>	Backup battery current		15	μΑ	typ. = $5 \mu A$

V1.7 (11/15/93) ICD2027 49



**Table 8: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
t <sub>1</sub>	ref freq	Reference Oscillator nominal value			14.318	MHz
t <sub>2</sub>	duty cycle	Duty cycle for the output oscillators defined as $t_2 \div t_1$	40%		60%	
t <sub>3</sub>	rise time	Rise time for the output oscillators into a 25pF load			3	ns
t <sub>4</sub>	fall time	Fall time for the output oscillators into a 25pF load			3	ns
t <sub>5</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion			12	ns
t <sub>6</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high			12	ns
t <sub>7</sub>	CPUCLK/2 skew	Skew delay between the CPUCLK and the CPUCLK/2 outputs		1	2	ns
t <sub>(REF)</sub>	reference period	$1 \div f_{(REF)}$		69.8		ns
t <sub>freq1</sub>	freq1 output	Old frequency output				
$t_{freq2}$	freq2 output	New frequency output				
t <sub>A</sub>	$\begin{array}{c} f_{(REF)} \ mux \\ time \end{array}$	Time clock output remains high while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	ns
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	ns
t <sub>MUXREF</sub>		Time for VCO to settle between changes		6.2		msec

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



### **Timing Diagrams**

Fig. 4: Rise and Fall Times





Fig. 5: 3-StateTiming



V1.7 (11/15/93) ICD2027 51

Fig. 6: CPUCLK Skew





Fig. 7: Selection Timing





# **Revision History / Credits**

V1.7 (11/15/93) — Final Release Version

1

A Section of the sect



# **ICD2028**

### **PC Motherboard Clock Generator**

Second-Generation Single-Chip Oscillator for Pentium™/486/386 PC Motherboards with 3.3V Support

- 8 Independent Clock Outputs Handle all Clocking Requirements for Personal Computer Motherboards
- CPU Clock Frequency Range: 10 MHz – 100 MHz (5V) or 10 MHz – 80 MHz (3.3V) with User-Defined Duty Cycle
- 4 User-Configurable Outputs
- Skew-Free CPU Clock, CPU Clock ÷2 and Buffered CPU Clock Options
- Ideally Suited for PC Desktop Workstations
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Sophisticated Internal Loop-Filter Requires no External Components
- Battery Input Maintains 32.768 KHz Clock During Power-Down
- 3-State Oscillator Control Disables Outputs for Test Purposes
- 5V or 3.3V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 20-Pin SOIC Package Configuration




Fig. 1: ICD2028 Block Diagram



Contents		Figures	
Introduction	57	1: ICD2028 Block Diagram	55
Pin & Signal Descriptions	58	2: Pin Descriptions	58
Detailed Block Diagrams	60	3: Inputs	60
User-Selectable Clock Options	62	4: Outputs	61
System & Utility Clock Selection	0_	5: CPUCLK Duty Cycle	66
CPU Clock Selection  Accuracy, Skew, Jitter and Duty	y	6: Crystal & External Reference Schematics	68
Cycle Issues Skew-Controlled CPUCLK Signals	65	7: Phase-Locked Loop Oscillator	69
Jitter Issues		8: Rise and Fall Times	76
Output Frequency Accuracy		9: 3-State Timing	76
CPUCLK Duty Cycle Configuration		10: CPUCLK Skew	77
Power Calculation	67	11: Selection Timing	77
General Considerations	68	oc.oog	•
VBATT		Tables	
Crystal & External Reference Opera 3.3V Considerations	tion	iabics	
3-State Output Operation		1: Signal Descriptions	58
Circuit Description		2: System Clock Options	62
PC Board Routing Issues		3: Utility PLL Options	63
FCC & Noise Issues Minimized Parasitic Problems		4: CPUCLK Output — ROM Option A	64
Temperature and Process Sensitivity Ordering Information &	У	5: CPUCLK Output — ROM Option B	64
Configuration Procedure	71	6: Operating Current Typical	
Ordering Information		Values	67
Standard Configurations		7: Order Codes	71
ICD2028 Custom Configuration Order	er	8: Standard Configurations	72
Device Specifications	74	9: Absolute Maximum Ratings	74
Electrical Data		10: DC Characteristics	74
Timing Diagrams	70		
Revision History / Credits	78	11: AC Characteristics	75



### Introduction

A modern personal computer motherboard often requires as many as seven different crystal can oscillators. The System Logic Family of frequency synthesis parts from IC DESIGNS replaces the large number of oscillators required to build such multi-function motherboards. These parts synthesize all the required frequencies in a single monolithic device, thus lowering manufacturing costs and significantly reducing the printed circuit board space required.

The ICD2028 is a second-generation PC Motherboard Clock Generator built on the foundation of the industry-standard and most widely-used ICD2023. The ICD2028 offers most of the features of the ICD2023, as well as some important enhancements:

- · An additional VCO
- · An additional clock output
- · Four customer-configured outputs
- · A skew-free divided-by-two CPU clock
- · An additional skew-free CPU clock
- User-definable CPUCLK output duty cycle
- 3.3V operation

Because today's PC desktop workstations must support a myriad of new requirements, and each company's implementation tends to be unique, the most important new features of the ICD2028 are its ability to tailor four of the outputs to the individual needs of today's system logic design engineer, and to configure the CPUCLK duty cycle for special microprocessor needs.

The ICD2028 was specifically designed to support such demanding clock requirements as:


- 486 & Pentium<sup>™</sup> microprocessors both with and without clock doublers
- New single-chip system logic chip sets
- Ethernet Local Area Network controllers
- Super I/O Combo chips
- New High-Density floppy disk drive controllers

The ICD2028 consists of 2 crystal-controlled oscillators, 3 phase-locked loops, and 8 different outputs in a single package. To sum up, the greatest asset of the ICD2028 lies in its ability to serve as the single source of all clocking requirements in modern desktop workstations.



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin #	Signal	Function
1	XTAL2	Oscillator output to a 32.768 KHz parallel-resonant crystal
2	32.768 KHz	32.768 KHz output
3	CLKC	User-configurable clock output (See <i>User-Selectable Clock Options</i> on page 62 for values.)
4	VDD	+5V to I/O Ring
5	GND	Ground
6	XSYSB1	Reference oscillator input for all phase-locked loops (nominally 14.31818 MHz). A PC System Bus Clock Signal may be used as input if available.
7	XSYSB2	Oscillator Output to a reference crystal. For higher accuracy, a parallel-resonant crystal should be used. Assume CLOAD ≈ 17pF. For more information on crystal requirements, please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)



**Table 1: Signal Descriptions (Continued)** 

Pin #	Signal	Function
8	SYSBUS	Buffered 14.31818 MHz crystal output
9	CLKD	User-configurable clock output (See <i>User-Selectable Clock Options</i> on page 62 for values.)
10	CPUCLK	CPUCLK Programmable Oscillator Output (See CPU Clock Selection on page 64 for values)
11	CLKB	User-configurable clock output (See <i>User-Selectable Clock Options</i> on page 62 for values.)
12	CLKA	User-configurable clock output (See <i>User-Selectable Clock Options</i> on page 62 for values.)
13	24.0 MHz	24.0 MHz output
14	S0	Input Select line 0 for CPUCLK (internal pull-down)
15	S1	Input Select line 1 for CPUCLK (internal pull-down)
16	AVDD	+5V to analog core
17	S2	Input Select line 2 for CPUCLK (internal pull-down)
18	OUTDIS	Output Disable (3-state output enable) when signal is pulled low. (internal pull-up for no-connect if 3-state operation is not needed)
19	VBATT	+2V to +5V for battery backup operation; powers 32.768 KHz oscillator.
20	XTAL1	Oscillator input from a 32.768 KHz crystal. For more information on crystal requirements, please refer to the IC DESIGNS Application note <i>Crystal Oscillator Topics</i> on page 292.

V1.4 (11/15/93) ICD2028 59



# **Detailed Block Diagrams**




Fig. 3: Inputs






Fig. 4: Outputs

V1.4 (11/15/93) ICD2028 61



# **User-Selectable Clock Options**

### System & Utility Clock Selection

The heart of the ICD2028 is the rich set of frequencies which are generated internally, encompassing most known system logic motherboard requirements. From this set of outputs, the user may select four output frequencies.

Through a proprietary technique, IC DESIGNS can quickly configure samples of any desired output pin configuration. The configuration process involves no NRE (non-recurring engineering) charges or prototype delays, as is commonly associated with masked ROM changes. Samples of user-configured ICD2028s can generally be made available in 24 hours.

The following two tables list all the available internally generated system clocks on the CLKA, CLKB, CLKC and CLKD outputs, as well as the Utility PLL output.

Available on Pin(s) Desired Actual 24.0 MHz Clock **PPM** Clock SYSBUS CLKB CLKD CLKC Frequency Frequency **Function** Error Source (MHz) (MHz) SYSCLK PLL SYSCLK 96.000 95.870 1361 SYSCLK/2 48.000 47.935 1361 SYSCLK/3 Super Floppy 32.000 31.957 1361  $\sqrt{}$ Floppy Disk SYSCLK/4 24.000 23.967 1361  $\sqrt{}$ Internal Bus 16.000 15.978 1361 SYSCLK/6 System Bus 14.318 14.318  $f_{REF}$ Keyboard SYSCLK/8 12.000 11.984 1361 SYSCLK/10 9.600 9.587 1361 SYSCLK/12 Bus Clock 8.000 7.989 1361  $f_{REE}/3$ 4.770 4.773 572 Alt. Comm. Port 242 SYSCLK/26 3.686 3.687 Serial Port 1.844 242 SYSCLK/52 1.843 SYSCLK/96 **SCLK** 1.000 0.9991361

**Table 2: System Clock Options** 



**Table 3: Utility PLL Options** 

		Doginad	Astual			Av	aila	ble	on
Clock Function	ROM Source <sup>1</sup>	Desired Frequency (MHz)	Actual Frequency (MHz)	PPM Error	Clock Source <sup>2</sup>	CLKA	CLKB	CLKC	CLKD
Alt. Comm. Port	A & B	18.432	18.431	62	Utility PLL/4	V	1	√	1
"	A & B	36.864	36.862	62	Utility PLL/2			√	
"	A & B	73.728	73.723	62	Utility PLL			<b>V</b>	
Custom	A & B	14.746	14.748	144	Utility PLL/4	<b>V</b>	V	<b>√</b>	√
Ш	A & B	29.492	29.495	144	Utility PLL/2			√	
"	A & B	58.984	58.991	144	Utility PLL			<b>√</b>	
Ethernet	A & B	20.000	20.000	0	Utility PLL/4	√	<b>V</b>	√	٧
"	A & B	40.000	40.000	0	Utility PLL/2			√	
"	A & B	80.000	80.000	0	Utility PLL			√	
Custom	A & B	19.200	19.199	32	Utility PLL/4	<b>√</b>	<b>√</b>	√	√
"	A & B	38.400	38.399	32	Utility PLL/2			√	
"	A & B	76.800	76.798	32	Utility PLL			√	
Super I/O-1	В	32.000	31.997	102	Utility PLL/4	√	<b>V</b>	<b>V</b>	V
"	В	64.000	63.994	102	Utility PLL/2			<b>V</b>	
"	В	128.000	127.987	102	Utility PLL			<b>V</b>	
Super I/O-2	В	16.000	16.003	167	Utility PLL/4	V	√	<b>V</b>	<b>V</b>
u ·	В	32.000	32.005	167	Utility PLL/2		_	<b>V</b>	
"	В	64.000	64.011	167	Utility PLL			<b>V</b>	
Shut VCO off	A & B	<del></del>							
"	A & B	<del></del>							
"	A & B								

<sup>1.</sup> Refers to ROM Options, of which there are currently 2 available: A and B.

V1.4 (11/15/93) ICD2028 63

<sup>2.</sup> Each clock function outputs 3 separate frequencies: UPLL, UPLL/2 and UPLL/4



#### **CPU Clock Selection**

The output frequency of the CPU clock oscillator (CPUCLK) is selected by the Clock Selection Inputs S0–S2. This lets the ICD2028 support different microprocessor speed configurations. There are 2 ROM options: the second one supports speed options of some as yet unannounced microprocessors.

The selection lines can be changed at any time to select a new frequency. When this occurs, the internal phase-locked loop immediately seeks the new frequency. During the transition period (about 5 msec), the clock output is multiplexed glitch-free to the reference signal (14.318 MHz) until the PLL settles to the new frequency. The timing for this transition is detailed in *Table 11: AC Characteristics* on page 75.

Desired Freq. **PPM** Actual Freq. **S2** S1 SO Error (MHz) (MHz) 0 20.000 20.045 2272 0 0 0 1 24.000 23.967 1361 0 0 32.000 32.045 1422 0 1 40.000 40.091 2272 1 0 50.000 49.992 154 1 0 1 66.600 66.596 1058 0 2272 1 1 80.000 80.182 1 1 99.818 1822 1 100.000

Table 4: CPUCLK Output — ROM Option A

Table 5: CPUCLK Output — ROM Option B

S2	S1	SO	Desired Freq. (MHz)	- 1	
0	0	0	20.000	20.003	167
0	0	1	24.000	23.967	1359
0	1	0	60.000	59.974	429
0	1	1	40.000	40.007	167
1	0	0	50.000	50.000	0
1	0	1	66.600	66.645	331
1	1	0	80.000	80.013	167
1	1	1	100.000	99.840	1600

# 1

# **Accuracy, Skew, Jitter and Duty Cycle Issues**

### **Skew-Controlled CPUCLK Signals**

Both the CPUCLK and the CPUCLK/2 signals are available as multiple concurrent buffered outputs. Additionally, two of these buffered outputs are available with the outputs closely matched to the original CPUCLK in order to minimize the phase difference between the two outputs. Typical phase coherence is less than 1 ns of skew between the two outputs. The timings of these signal relationships are detailed in *Table 11: AC Characteristics* on page 75.

#### **Jitter Issues**

Jitter, defined at  $6\sigma$  (sigma), which corresponds to 3 ppm, is  $\pm 500$  ps (no more than 3 of 1 million full oscillations should exceed the 500 ps spec). Jitter, defined at  $\pm 200$  ps is .016%, or 160 ppm. The individual VCOs have a design characteristic of  $\pm 200$  ps, and the above measurements show that, more than 99% of the time, we are able to adhere very tightly to the design goal.

IC DESIGNS believes that the amount of noise that this represents (500 ps) is not usually a problem. Graphics applications tend to be the worst case environment for noise and this specification is within acceptable limits for a very high resolution 185 MHz graphics system. For systems logic applications, jitter on the clock is generally not an issue at all.

#### **Output Frequency Accuracy**

The accuracy of the ICD2028 output frequencies depends on the target output frequency. The output frequencies of the ICD2028 are an integral fraction of the input reference frequency, and are defined by the following equation (P & Q are 7-bit numbers):

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

Only certain output frequencies are possible for a particular reference frequency. However, the ICD2028 normally produces an output frequency within 0.1% of the target frequencies listed. This is more than sufficient to meet standard motherboard requirements. Specifics regarding accuracy are shown in *Table 2: System Clock Options* on page 62, *Table 3: Utility PLL Options* on page 63, *Table 4: CPUCLK Output — ROM Option A* on page 64 and *Table 4: CPUCLK Output — ROM Option A* on page 64.



### **CPUCLK Duty Cycle Configuration**

Normally, the duty cycle for the CPUCLK is set to be as close as possible to 50% at the desired frequency. However, because of the plethora of new CPUs — some with clock doublers, some CMOS, some low-voltage — a 50% duty cycle is not always desired. Therefore, the ICD2028 contains a mechanism to adjust the duty cycle according to the user's requirements.




Fig. 5: CPUCLK Duty Cycle

The normal CPUCLK duty cycle is guaranteed to be within  $50\% \pm 5\%$ , over the frequency range and into a 25pF load. All duty cycle measurements are made at the VDD/2 points of the waveform (CMOS thresholds). As shown in the timing diagram above, a user-defined skew can optionally be specified, which will advance or retard the edge of CPUCLK.

Examples of this use would include conversion from CMOS to TTL thresholds, or support for some of the new CPUs which specify minimum high and low times. All of these can be accommodated. Please note that only the CPUCLK output duty cycle (not CPUCLK/2) can be user-configured.

Please consult IC DESIGNS with your specific CPUCLK duty cycle requirements. For custom duty cycles, we will need to know the desired duty cycle percentage, the load and the desired frequency.



## **Power Calculation**

Actual current drain is a function of frequency and circuit loading. The operating current of a given output is given by the equation  $I = C \cdot V \cdot f$ , where I=current, C=load capacitance in pF (max. 25pF), V=output voltage in Volts (usually 5V for rail-to-rail CMOS pads) and f=output frequency in MHz.

To calculate total operating current, sum the following:

```
C_{32} \cdot V \cdot .032 \cdot 10^{-3} \text{ mA}
32.768 KHz
                                                         C_{14} \cdot V \cdot 14.318 \cdot 10^{-3} \text{ mA}

C_{24} \cdot V \cdot 24 \cdot 10^{-3} \text{ mA}
14.318 MHz
24.0 MHz
                                      ⇒>
                                                        CCPUCLK • V • f_{CPUCLK} • 10^{-3} mA

CCLKA • V • f_{CLKA} • 10^{-3} mA

CCLKB • V • f_{CLKB} • 10^{-3} mA

CCLKC • V • f_{CLKC} • 10^{-3} mA

CCLKC • V • f_{CLKC} • 10^{-3} mA
CPUCLK
                                      ➾
CLKA
CLKB
CLKC
                                      \Rightarrow
CLKD
Internal
                                                          17 mA
```

This yields an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on the package type.

Some typical values:

**Table 6: Operating Current Typical Values** 

Frequency	Capacitive	Current (in mA)		
	Load	$V_{DD} = 5V$	$V_{DD} = 3.3V$	
low	low	20	13	
high	low	35	23	
high	high	65	43	



## **General Considerations**

#### **VBATT**

The VBATT input powers the Real-Time Clock Oscillator (RTC). The backup power is typically supplied by a 3V lithium battery; however, any voltage between 2V and 5V is acceptable.

### **Crystal & External Reference Operation**

The following diagrams detail the proper way to hook up reference crystals or metal cans. Please see the IC DESIGNS Application Notes titled *Crystal Oscillator Topics* on page 292 and *Externally Driven Crystal Oscillator* on page 295 for specifics regarding recommended crystals.




Fig. 6: Crystal & External Reference Schematics

NOTE: For highest accuracy, IC DESIGNS recommends the following crystals or their equivalents. These crystals are available from Fox Electronics.

Recommended 14.31818 MHz reference crystals:

- FPX 14.31818 30 / 50 / 0-70 / 16
- FD 14.31818 30 / 50 / 0-70 / 16



#### 3.3V Considerations

The desired operating voltage for the ICD2028 (5V or 3.3V) must be specified when ordering. When operating at 3.3V, care must be taken not to connect 5V to any of the input pins, as latch-up may occur.

### 3-State Output Operation

The OUTDIS signal, when pulled low, will 3-state all the clock output lines (except 32.768 KHz). This supports wired-or connections between external clock lines, and allows for procedures such as automated testing where the clock must be disabled. The OUTDIS signal contains an internal pull-up; it can be left unconnected if 3-state operation is not required.

### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in Fig. 7: Phase-Locked Loop Oscillator on page 69. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO either to go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up-and-down movement of the variable frequency will quickly lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.




Fig. 7: Phase-Locked Loop Oscillator

V1.4 (11/15/93) ICD2028 69



### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. The analog power pin AVDD should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Please see the IC DESIGNS Application Notes *Power Feed and Board Layout Issues* on page 281 and *Minimizing Radio Frequency Emissions* on page 285 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2028 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

When designing with this device, it is best to locate the ICD2028 closest to the device requiring the highest frequency.

#### **FCC & Noise Issues**

A conscious design effort was made to achieve the optimum rise & fall times at the output pads in order to produce acceptable signals at the clock destinations when operating at high frequencies. Unfortunately, the production of the squarest possible square waves can lead to the generation of high-energy odd harmonics, which can result in extraneous emissions.

For techniques on how to design with this device while taking FCC emission issues into consideration, please refer to the IC DESIGNS Application Note *Minimizing Radio Frequency Emissions* on page 285.

#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate ground buses for the analog and digital circuitry are used.

### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2028 is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2028, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.



## **Ordering Information & Configuration Procedure**

### **Ordering Information**

**Table 7: Order Codes** 

Part Number	Package Type	Operating Range	<b>Configuration Code</b>
ICD2028 S = 20-Pin SOIC DIP		$C = 0^{\circ}C \text{ to } +70^{\circ}C$ $@ VDD = 5V$	Standard Configurations -2, -4, -5 or
		$L = 0^{\circ}C \text{ to } +70^{\circ}C$ @ VDD = 3.3V	IC DESIGNS assigned Custom Configuration Code

Example: order ICD2028SC-2 for the ICD2028, 20-pin plastic SOIC, 5V operating range device which uses the standard configuration code -2 (486 compatibility with CPUCLK/2 support). See *Standard Configurations* on page 72 for details on the standard configurations.

Custom configurations are also available. To order a custom configuration, first copy and fill out the *ICD2028 Custom Configuration Order Form* on page 73, then fax it to IC DESIGNS (our fax number is 206/820–8959). We will then assign a unique ICD Configuration Code and fax it back to you, which can then be used to place the initial and future orders for that configuration.

Standard packaging is in a surface-mount configuration. The ICD2028 is also available in a throughhole DIP configuration by special order. Please consult IC DESIGNS for current availability and lead times.

V1.4 (11/15/93) ICD2028 71



## **Standard Configurations**

While the ICD2028 can easily be configured to the user's unique requirements, there are a few standard configurations available. These are defined as follows:

**Table 8: Standard Configurations** 

Signal Name	Pin #	-2	-4	-5
Reference Crystal		14.318 MHz	14.318 MHz	14.318 MHz
Utility PLL		(Off)	(Off)	32.000 MHz
CPUCLK Duty Cycle		50%	50%	50%
ROM Option	-	A	В	В
CPUCLK	10	√	<b>√</b>	√
SYSBUS	8	<b>√</b>	<b>√</b>	V
24.0 MHz	13	<b>√</b>	√	V
CLKA	12	12.000 MHz	12.000 MHz	12.000 MHz
CLKB	11	CPUCLK/2	CPUCLK/2	CPUCLK/2
CLKC	3	16.000 MHz	16.000 MHz	32.000 MHz (UPLL/4)
CLKD	9	1.843 MHz	1.843 MHz	1.843 MHz
32.768 KHz	2	<b>V</b>	√	<b>V</b>

<sup>-2</sup> Compatible with most 486 chip sets, while adding skew-free CPUCLK/2 support.

<sup>-4</sup> Supports Pentium™ requirements.

<sup>-5</sup> Provides 486 support and Super I/O (32 MHz) support.



12020 113th Ave. N.E. Kirkland, WA 98034–6920 TEL: 206/821-9202 FAX: 206/820-8959

ICD2028 Custom Configuration Order Form					
Company Name Co	ontact				
Telephone Fax	x				
Output Signo	als				
(All frequencies in MHz unless off (Circle one in each line, or fill in t	· ·				
,	3V				
Dedicated Pins: 32.768 KHz 24.000					
Reference Xtal & SYSBUS Output: 14.31818					
CPUCLK (Select desired ROM Option line below.)  ROM Opt. A [20.0 24.0 32.0 40.0 50.0 66.6 80.0 100.0]  ROM Opt. B [20.0 24.0 60.0 40.0 50.0 66.6 80.0 100.0]					
CPUCLK: Duty Cycle % Load pF (25pF)	Frequency MHz				
Utility PLL/4 18.432 14.746 20.000 19.200	32.000 <sup>1</sup> 16.000 <sup>1</sup> OFF				
CLKA 3.692 8.000 9.600 12.000	24.000 — UPLL/4				
CLKB 1.000 8.000 16.000 —	CPU <sup>2</sup> CPU/2 <sup>2</sup> UPLL/4				
CLKC 9.600 16.000 48.000 CPU <sup>2</sup>	UPLL UPLL/2 UPLL/4				
CLKD 1.843 3.686 4.770 8.000	14.318 16.000 UPLL/4				
IC DESIGNS Assigned Configuration Code(For IC DESIGNS use only)					
DS V1.4 — 10/14/93					

- 1. Only available with ROM Option B.
- 2. Skew-controlled to CPUCLK output.



## **Device Specifications**

### **Electrical Data**

**Table 9: Absolute Maximum Ratings** 

Name	Description	Min	Max 5V (3.3V)	Units
V <sub>DD</sub> & AV <sub>DD</sub>	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{\mathrm{IN}}$	Input voltage with respect to GND	-0.5	VDD + 0.5	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$\mathrm{T}_{\mathrm{J}}$	Junction temperature		+125	°C
$P_{ m DISS}$	Power dissipation		425 (150)	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\% \ (+3.3V \pm 10\%); \ 0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 10: DC Characteristics** 

Name	Description	Min 5V (3.3V)	Max 5V (3.3V)	Units	Conditions
$V_{BATT}$	Backup battery voltage	2.0 (2.0)	5.25 (3.6)	Volts	typ. = 3.0 Volts
$V_{\mathrm{IH}}$	High-level input	2.0	$V_{\rm DD}+0.3$	Volts	Except crystal pads
$V_{IL}$	Low-level input	-0.3	0.8 (0.6)	Volts	Except crystal pads
$V_{OH}$	High-level CMOS output	$V_{\mathrm{DD}} - 0.5$		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$V_{OH-32}$	32.768 KHz high-level output	$V_{BATT} - 0.5$		Volts	$I_{OH} = -0.5 \text{ mA}$
$V_{OL-32}$	32.768 KHz low-level output		0.4	Volts	$I_{OL} = 0.5 \text{ mA}$
$I_{IH}$	Input high current		150	μΑ	$V_{\rm IH} = V_{\rm DD} - 0.5 V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IH} = +0.5V \text{ Volts}$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{DD}$	Power supply current	20 (13)	85 (45)	mA	typ. = $35(23)^1$
$I_{BATT}$	Backup battery current		15	μΛ	typ. = $5 \mu A$

<sup>1.</sup> CPUCLK = 66 MHz

## ICDESIGNS

**Table 11: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value		14.318		MHz
t <sub>(REF)</sub>	reference clock period	$1 \div f_{(REF)}$		69.8		ns
$t_1$	input duty cycle	Duty cycle for input oscillator, defined as $t_1 \div t_{(REF)}$	25%	50%	75%	
t <sub>2</sub>	output period	PLL oscillator ranges 5V (see tables under <i>User-Selectable Clock Options</i> on page 62 for details) 3.3V	8.3 120 MHz 12.5 80 MHz		2857 350 KHz 2857 350 KHz	ns
t <sub>3</sub>	output duty cycle <sup>1</sup>	Duty cycle for output pads, defined as $t_3 \div t_2$ as measured @ CMOS $V_{TH}$ of $V_{DD} \div 2$	40%		60%	
t <sub>4</sub>	rise time	Output oscillator rise time (25pF load)			3	ns
t <sub>5</sub>	fall time	Output oscillator fall time (25pF load)			3	ns
t <sub>6</sub>	3-state	Time for output oscillators to enter 3-state mode after OUTDIS goes low			12	ns
t <sub>7</sub>	clk valid	Time for output oscillators to exit 3-state mode after OUTDIS goes high			12	ns
t <sub>8</sub>	buffered CPUCLK skew	Skew delay between CPUCLK and buffered CPUCLK outputs, as measured @ CMOS $V_{TH}$ of $V_{DD} \div 2$	CLKC CLKB	< .25 < .25	1 1	ns ns
t <sub>9</sub>	CPUCLK/2 skew	Skew delay between CPUCLK and CPUCLK/2 outputs, as measured @ CMOS $V_{TH}$ of $V_{DD} \div 2$		< .25	1	ns
t <sub>freq1</sub>	freq1 output period	Original frequency output				
t <sub>freq2</sub>	freq2 output period	New frequency output				
$t_A$	f <sub>(REF)</sub> mux time	Time clock output remains high or low while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	ns
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high or low while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	ns
t <sub>MUXREF</sub>		Time for VCO to settle between changes		6.6		msec

<sup>1.</sup> Custom CPUCLK duty cycle may be special ordered.

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



## **Timing Diagrams**

Fig. 8: Rise and Fall Times




Fig. 9: 3-State Timing






Fig. 10: CPUCLK Skew





Fig. 11: Selection Timing





## **Revision History / Credits**

V1.2 (3/4/93) — Preliminary release V1.4 (11/15/93) — Final Release Version

Pentium<sup>™</sup> is a registered trademark of Intel Corp.



## ICD2093

## "Super-Buffer" Clock Generator

Single-Chip Oscillator for Use with Pentium™ Processor Based & Other High-Performance Systems

- Selectable CPU Clock Provides 8 2X or 1X outputs which Handle all Pentium™ Processor Clocking Requirements
- Less than 250 ps Total Skew Between Hi-Drive (48 mA), Hi-Load (50pF) CPU Clock Outputs
- 4 Fixed Outputs: 14.31818 MHz (2), 16 MHz and either 24 or 32 MHz Handle all other System Clocking Requirements
- CPU Clock Frequency Range: 10 MHz – 100 MHz with 50% Duty Cycle
- Optional Power-Down Mode Supports "Green" Spec
- 3-State Oscillator Control Disables Outputs for Test Purposes
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Sophisticated Internal Loop-Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 24-Pin SOIC Package Configuration




Fig. 1: ICD2093 Block Diagram

Pentium™ is a Registered Trademark of Intel Corp.



Contents		Figures	
lutus du ation	01	1: ICD2093 Block Diagram	79
Introduction	81	2: Pin Descriptions	82
Pin & Signal Descriptions	82	3: Series Termination	86
Clock Operation	84	4: Parallel Termination	86
CPUCLK Oscillator		5: AC Termination	87
Fixed Frequency Oscillator Opera	tion	6: Crystal & External Reference Schematics	89
Design Considerations		7: Phase-Locked Loop Oscillator	90
Skew Issues		8: Rise and Fall Times	95
Termination		9: CPUCLK Skew	96
Power Calculation		10: Selection Timing	96
General Considerations		11: 3-State Timing	97
Crystal & External Reference Ope	ration	12: SYSBUS Skew	97
Power-Down Operation	ration	13: Power-Down Timing	97
3-State Output Operation (Optional	al)	Tables	
Circuit Description	,		00
PC Board Routing Issues		1: Signal Descriptions 2: CPUCLK ROM Selection	82
FCC & Noise Issues		Outputs	84
Minimized Parasitic Problems		3: SYSCLK Outputs	84
Temperature and Process Sensitiv	<i>i</i> ity .	4: Estimated Skew vs.	
·	•	Load	85
Ordering Information	92	5: Operating Current Typical Values	88
Device Specifications	93	6: ICD2093 Configuration	
Electrical Data		Options	92
Test Circuit		7: Order Information	92
Timing Diagrams		8: Absolute Maximum Ratings	93
Typical Performance Characteristi	cs	9: DC Characteristics	93
Revision History / Credits	100	10: AC Characteristics	94



## Introduction

Today's high-end personal computers require a CPU system clock which exhibits a large drive capability (high fanout) without degradation in rise & fall times. The classical solution has been to distribute and buffer this clock. The ICD2093 handles this problem by providing 8 1X or 2X CPU Clock outputs with extremely low skew between outputs.


The ICD2093 also supplies the other clocks required in a high-performance system: the system I/O clocks and the system bus clocks.

The ICD2093 consists of 1 crystal controlled oscillator, 2 phase-locked loops, and 12 different outputs in a single package.



## **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin #	Signal	Function
1	XTALOUT	Oscillator Output to a 14.31818 MHz Parallel-Resonant Crystal
2	S0	CPU Clock ROM Select Line — Bit 0 (LSB)
3	SHUTDOWN (OUTDIS)	When pulled low, shuts down oscillator, PLL and all dynamic logic. Can be made Output Disable (3-State Output Enable) via configuration option. Internal pull-up for no-connect if shutdown operation is not needed.
4	GND	Ground
5	SYSBUS_A	14.31818 MHz Output
6	SYSBUS_B	14.31818 MHz Output
7	GND	Ground



**Table 1: Signal Descriptions (Continued)** 

Pin#	Signal	Function
8	CPUA	CPU Clock Output A (1X or 2X) <sup>a</sup>
9	CPUB	CPU Clock Output B (1X or 2X) <sup>a</sup>
10	CPUC	CPU Clock Output C (1X or 2X) <sup>a</sup>
11	CPUD	CPU Clock Output D (1X or 2X) <sup>a</sup>
12	VDD	+5V to I/O Ring
13	GND	Ground
14	CPUE	CPU Clock Output E (1X or 2X) <sup>a</sup>
15	CPUF	CPU Clock Output F (1X or 2X) <sup>a</sup>
16	CPUG	CPU Clock Output G (1X or 2X) <sup>a</sup>
17	VDD	+5V to I/O Ring
18	СРИН	CPU Clock Output H (1X or 2X) <sup>a</sup>
19	SYSCLK	24 MHz or 32 MHz Output
20	16 MHz	16 MHz Output
21	AVDD	+5V to Analog Core
22	S1	CPU Clock ROM Select Line — Bit 1
23	S2	CPU Clock ROM Select Line — Bit 2 (MSB)
24	XTALIN	Oscillator input from a 14.31818 MHz crystal. For more information on crystal requirements, please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292.

a. All the CPU outputs can be 1X, or 2X, or any mix of the two (the outputs of each type are contiguous).



## **Clock Operation**

#### **CPUCLK Oscillator**

The output frequency of the CPU clock oscillator (CPUCLK) is selected by the Clock Selection Inputs S0–S2. This lets the ICD2093 support different microprocessor speed configurations. There are 2 ROM options.

The selection lines can be changed at any time to select a new frequency. When this occurs, the internal phase-locked loop immediately and monotonically seeks the new frequency in the 33.333 MHz – 80 MHz range.

Desired Actual Actual **VCO** PPM S2S<sub>1</sub> SO Frequency **CPUCLK** CPU/2 Frequency Error (MHz) (MHz) (MHz) (MHz) 0 0 0 20.000 20.003 10.002 80.013 167 16.661 331 0 0 1 33.333 33.322 66.645 30.000 0 0 60.000 60.000 120.000 1 1 40.000 40.006 20.003 80.013 167 25.057 100.227 0 0 50.000 50.114 2267 1 1 0 66,667 66.818 33.409 133.636 2270 1 0 80.000 80.013 40.006 160.026 167 1 1 1 100.000 100.227 50.114 100.227 2267

**Table 2: CPUCLK ROM Selection Outputs** 

### **Fixed Frequency Oscillator Operation**

The following table lists the available fixed frequency outputs:

**Table 3: SYSCLK Outputs** 

Desired	Actual Freq	ctual Frequency (MHz)		1 Error	
Frequency (MHz)	Option -1 Option -2		Option -1	Option -2	
24.000	23.993	23.967	1359	307	
32.000	31.990	31.957	1359	307	



## **Design Considerations**

#### **Skew Issues**

The ICD2093 offers eight CPUCLK ÷1 or ÷ 2 outputs, CPUA–CPUH. These outputs have been optimized to minimize skew between any two CPUA–CPUH outputs.

The standard drive on all CPU outputs is 48 mA, with a 3 ns rise and fall time when driving 50pF.

To minimize skew, output loads should be balanced and the printed circuit board trace lengths should be equal. The high-performance output driver of the ICD2093 requires the engineer to observe proper transmission line techniques, including termination, when designing for the ICD2093. (See *Termination* on page 86 for suggestions on proper termination.)

The following table estimates the incremental skew (in addition to worst-case specification) caused by unbalanced loading. The table includes data for driving both TTL loads and CMOS threshold loads. There are 2 normalized measurements given: all loads normalized to 0pF, and all loads at 30pF (the latter being a more realistic operating assumption).

Table 4: Estimated Skew vs. Load

Rising Edge (ns) Fal

	Threshold	Rising E	Rising Edge (ns)		Edge (ns)
Load	Volts	Normalized at 0pF	Normalized at 30pF	Normalized at 0pF	Normalized at 30pF
50pF	2.5	1.10	0.38	1.03	0.33
Эорг	1.4	0.72	0.22	1.31	0.44
40pF	2.5	0.92	0.20	0.88	0.18
40pr	1.4	0.62	0.12	1.09	0.22
30pF	2.5	0.72	0.00	0.70	0.00
эорг	1.4	0.50	0.00	0.87	0.00
20pF	2.5	0.52	-0.20	0.50	-0.20
20рг	1.4	0.35	-0.15	0.62	-0.25
10nE	2.5	0.30	-0.42	0.28	-0.42
10pF	1.4	0.20	-0.30	0.32	-0.55
OpE	2.5	0.00	-0.72	0.00	-0.70
0pF	1.4	0.00	-0.50	0.00	-0.87



#### **Termination**

The ICD2093 provides fast rise and fall times on its outputs to drive large loads. These fast rise and fall times require the PCB designer to observe proper transmission line techniques. Proper termination is *especially* important.

There are three principal techniques for proper termination. The optimum choice depends on individual requirements.

#### **Series Termination**

The main drawback of this technique is that C<sub>L</sub> adversely affects rise & fall times.




Fig. 3: Series Termination

#### **Parallel Termination**

The main drawback of this technique is that it consumes power.

VT = VDD ÷ 2 for minimum power. (NOTE: VT should not equal receiver threshold. TTL systems often set VT at 3V using Thevenin equivalent circuit.) See example divider in diagram below.




Fig. 4: Parallel Termination



#### **AC Termination**

The main drawback of this technique is that it is not as good at high frequencies.




Fig. 5: AC Termination

#### Jitter

To reduce jitter induced by  $V_{DD}$  and GND noise, minimize output loads. Also, provide low impedance power and ground connections with adequate bypass. Analog  $V_{DD}$  (AVDD) requires a high-quality, low noise power supply.



## **Power Calculation**

Actual current drain is a function of frequency and circuit loading. The operating current of a given output is given by the equation  $I = C \cdot V \cdot f$ , where I=current, C=load capacitance in Farads (max. 50pF), V=output voltage in Volts (usually 5V for rail-to-rail CMOS pads) and f=output frequency in Hertz.

To calculate total operating current, sum the following:

```
C_{14} \cdot V \cdot 14.318
SYSBUS_A
SYSBUS B
                                ⇒>
                                                C<sub>24</sub> • V • 14.318
                                               \begin{array}{c} C_{CLKA} \bullet V \bullet f_{CLKA} \\ C_{CLKB} \bullet V \bullet f_{CLKB} \end{array}
CPUA
CPUB
                                ⇒>
                                                C_{CLKC} \cdot V \cdot f_{CLKC}
CPUC
                                \Rightarrow
                                                C_{CLKD} \cdot V \cdot f_{CLKD}
CPUD
                                \Rightarrow
                                                C_{CLKE} \cdot V \cdot f_{CLKE}
CPUE
                                =$>
                                                C<sub>CLKF</sub> • V • f<sub>CLKF</sub>
C<sub>CLKG</sub> • V • f<sub>CLKG</sub>
CPUF
                                \Rightarrow
CPUG
CPUH
                                \Rightarrow
                                                C_{CLKH} \cdot V \cdot f_{CLKH}
Internal
                                \Rightarrow
                                                .06 A (60 mA)
```

This yields an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on the package type.

Some typical values:

**Table 5: Operating Current Typical Values** 

Frequency	Capacitive Load	Current (mA)
66.6 MHz	30pF	115 mA



## **General Considerations**

### **Crystal & External Reference Operation**

The following diagrams detail the proper way to hook up reference crystals or metal cans. Please see the IC DESIGNS Application Notes titled *Crystal Oscillator Topics* on page 292 and *Externally Driven Crystal Oscillator* on page 295 for specifics regarding recommended crystals.




Fig. 6: Crystal & External Reference Schematics

NOTE: For highest accuracy, IC DESIGNS recommends the following crystals or their equivalents. These crystals are available from Fox Electronics.

Recommended 14.31818 MHz reference crystals:

- FPX 14.31818 30 / 50 / 0-70 / 16
- FD 14.31818 30 / 50 / 0-70 / 16

### **Power-Down Operation**

In the power-down state, the oscillator, PLL and all dynamic logic is shut down.

Note: during shutdown, the internal PLLs are turned off. Upon restarting, there will be a 5 msec interval during which the VCOs stabilize. See *Fig. 13: Power-Down Timing* on page 97 for further timing information.



### 3-State Output Operation (Optional)

If the OUTDIS configuration option is chosen, then the SHUTDOWN pin becomes an OUTDIS pin, which, when pulled low, will 3-state all the clock output lines. This supports wired-or connections between external clock lines, and allows for procedures such as automated testing where the clock must be disabled. The OUTDIS signal contains an internal pull-up; it can be left unconnected if 3-state operation is not required. The output pads contain weak pull-down resistors.

### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in Fig. 7: Phase-Locked Loop Oscillator on page 90. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO either to go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up-and-down movement of the variable frequency will quickly lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.




Fig. 7: Phase-Locked Loop Oscillator

### **PC Board Routing Issues**

A full low-impedance power and ground plane layout is required both under and around the IC package. AVDD requires a clean filtered supply; VDD must be low impedance with adequate bypass. The analog power pin AVDD should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply



lines. Please see the IC DESIGNS Application Notes *Power Feed and Board Layout Issues* on page 281 and *Minimizing Radio Frequency Emissions* on page 285 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2093 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

When designing with this device, it is best to locate the ICD2093 closest to the device requiring the highest frequency.

#### **FCC & Noise Issues**

A conscious design effort was made to achieve the optimum rise & fall times at the output pads in order to produce acceptable signals at the clock destinations when operating at high frequencies. Unfortunately, the production of the squarest possible square waves can lead to the generation of high-energy odd harmonics, which can result in extraneous emissions.

For techniques on how to design with this device while taking FCC emission issues into consideration, please refer to the IC DESIGNS Application Note *Minimizing Radio Frequency Emissions* on page 285.

#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate ground buses for the core and output circuitry are used.

### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2093 is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2093, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.



## **Ordering Information**

**Table 6: ICD2093 Configuration Options** 

Signal / Pin	Option -1	Option -2
CPUA	÷2	÷2
CPUB	÷2	÷2
CPUC	÷2	÷1
CPUD	÷2	÷1
CPUE	÷2	÷1
CPUF	÷2	÷1
CPUG	÷2	÷1
СРИН	÷1	÷l
Pin 3	OUTDIS	SHUTDOWN
SYSCLK	24 MHz	24 MHz

**Table 7: Order Information** 

Part Number	Package Type	Temperature Range	<b>Clock Output Options</b>
ICD2093	S = 24-Pin SOIC	$C = Commercial^a$	Standard Configuration -1

a.  $0^{\circ}$ C to  $+70^{\circ}$ C

Example: order ICD2093SC-1 for the ICD2093, 24-pin plastic SOIC, commercial temperature range device which uses the standard configuration code -1 (SYSCLK = 24 MHz, Power-Down not enabled, one ÷1 CPU clock and seven ÷2 CPU clocks).

Custom configurations are also available. To order a custom configuration, call IC DESIGNS.



## **Device Specifications**

### **Electrical Data**

**Table 8: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$ & $AV_{\mathrm{DD}}$	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	VDD + 0.5	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$T_{J}$	Junction temperature		+140	°C
$P_{DISS}$	Power dissipation		1000	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 9: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{\mathrm{IH}}$	High-level input	2.0	$V_{\rm DD} + 0.3$	Volts	Except crystal pads
$V_{IL}$	Low-level input	-0.3	0.8	Volts	Except crystal pads
$V_{OH}$	High-level CMOS output	$V_{DD} - 0.5$		Volts	$I_{OH} = -48 \text{ mA}^a$
$V_{OL}$	Low-level output		0.5	Volts	$I_{OL} = 48 \text{ mA}^a$
I <sub>IH</sub>	Input high current		150	μΑ	$V_{IH} = V_{DD} - 0.5V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IL} = +0.5V$ Volts
$I_{OZ}$	Output leakage current	-10	150	μΑ	(3-state)
$I_{DDA}$	Supply current to core		18	mA	յ ICPU @ 66 MHz
$I_{DD}$	Power supply current		130	mA	<sup>7</sup> 7CPU @ 33 MHz
$C_{L}$	Total cap. load / CPU output		50 a, b	pF	

a. Option -2 has half the output drive capability:  $I_{OH}$  = -24 mA,  $I_{OL}$  = 24 mA,  $C_L$  = 25pF

**NOTE:** Input SHUTDOWN is pulled up to V<sub>DD</sub> via an internal resistance.

b. Maximum load on all CPU outputs can exceed the maximum specifications.




**Table 10: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value		14.318		MHz
t <sub>(REF)</sub>	reference clock period	$1 + f_{(REF)}$		69.84		ns
t <sub>1</sub>	input duty cycle	Duty cycle for input oscillator, defined as $t_1 \div t_{(REF)}$	25%	50%	75%	
t <sub>2</sub>	output period		10 100 MHz		100 10 MHz	ns
t <sub>3</sub>	output duty cycle	Duty cycle for output pads, defined as $t_3 \div t_2$ as measured @ CMOS $V_{TH}$ of $V_{DD} \div 2$ (Special screening required for 100 MHz)	40%		60%	
t <sub>4</sub>	rise time	Output oscillator (50pF load @ 10 MHz)			3.5	ns
t <sub>5</sub>	fall time	Output oscillator (50pF load @ 10 MHz)			3	ns
t <sub>6</sub>	skew	Leading edge skew from CPUx to CPUy if $\div 1 \& \div 2$ and $C_L = 50 pF$			500	ps
t <sub>8</sub>	skew	Leading edge skew from CPUx to CPUy if $\div 1$ & $\div 1$ or $\div 2$ & $\div 2$ and $C_L = 50 pF$			250	ps
t <sub>VCO</sub>	VCO settle time	Time for VCO to transition smoothly and monotonically from the original to the new frequency			5	msec
t <sub>10</sub>	3-state	Time for output oscillators to enter 3-state mode after OUTDIS goes low			20	ns
t <sub>11</sub>	clk valid	Time for output oscillators to exit 3-state mode after OUTDIS goes high			20	ns
t <sub>12</sub>	SYSBUS skew	Leading edge skew			500	ps
t <sub>13</sub>	SYSBUS skew	Trailing edge skew			500	ps
t <sub>14</sub>	power-down	Time to invoke power-down option			20	ns
t <sub>15</sub>	power-up	Time to revoke power-down option			20	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



### **Test Circuit**



## **Timing Diagrams**

Fig. 8: Rise and Fall Times




Fig. 9: CPUCLK Skew






Fig. 10: Selection Timing



(Valid for all transitions except CPUCLK = 10 MHz ⇒ 100 MHz)













Fig. 13: Power-Down Timing







## **Typical Performance Characteristics**



















## **Revision History / Credits**

V1.0 (3/29/93) — Preliminary release V1.3 (11/15/93) — Final Release Version

# Low-Power System Logic

2 – Low-Power System Logic			
ICD2029	PC Notebook/Subnotebook/Palmtop Clock Generator	103	
ICD20291	PC Notebook/Subnotebook/Palmtop Clock Generator	105	



# **ICD2029**

# PC Notebook/Subnotebook/Palmtop Clock Generator

Second-Generation Single-Chip Oscillator for Portable 3.3V & 5V Personal Computers

- 8 Independent Clock Outputs Handle all Clocking for Portable Personal Computers
- Upward Compatible with Industry Standard ICD2028
- 4 User-Configurable Outputs
- CPU Clock Frequency Range: 196 KHz – 80 MHz (100 MHz @ 5V) with User-Defined Duty Cycle
- Skew-Free CPU Clock, CPU Clock ÷2 and Buffered CPU Clock Options
- Multiple Power-Down Modes with Suspend & Shutdown Capabilities
- Serially Cascadable Allows Direct Use with ICD2063 & another ICD2029
- Full Intel Clock Specification Compliance
- Supports Ethernet & SCSI Timing Specifications
- PLL Oscillator Input Derived from Single 14.31818 MHz or 20 MHz Crystal
- 32 KHz Reference Option Achieves Lowest Power in Industry
- Battery Input Runs 32.768 KHz Clock During Power-Down
- 3-State Oscillator Control Disables Outputs for Testing
- 3.3V & 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 20-Pin SOIC Package Configuration




Fig. 1: ICD2029 Block Diagram



# ICD20291

# PC Notebook/Subnotebook/Palmtop Clock Generator

Second-Generation Single-Chip Oscillator for Portable 3.3V & 5V Personal Computers

- 8 Independent Clock Outputs Handle all Clocking for Portable Personal Computers
- Upward Compatible with Industry Standard ICD2028; Plug Compatible with ICD2029
- Multiple Power-Down Modes with Suspend & Shutdown Capabilities
- 4 User-Configurable Outputs
- CPU Clock Frequency Range: 196 KHz – 80 MHz (100 MHz @ 5V)
- Low Skew CPU Clock, CPU Clock ÷2 and Buffered CPU Clock Options
- Full Intel Clock Specification Compliance
- Supports Ethernet & SCSI Timing Specifications
- PLL Oscillator Input Derived from Single 14.31818 MHz or 20 MHz Crystal (Other Frequencies Available on Request)
- Battery Input Runs 32.768 KHz Clock During Power-Down
- 3-State Oscillator Control Disables Outputs for Testing
- 3.3V & 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 20-Pin SOIC Package Configuration




Fig. 2: ICD20291 Block Diagram

# **Graphics Frequency Synthesizers**



3 – Graj	phics Frequency Synthesizers	107
ICD2042A	Dual VGA Clock Generator	109
ICD2061A	Dual Programmable Graphics Clock Generator	125
ICD2062B	Dual Programmable ECL/TTL Clock Generator	159
ICD2063	Programmable Graphics Clock Generator	195



# ICD2042A

## **Dual VGA Clock Generator**

Single-Chip Dual Oscillator for Personal Computer Graphics Boards Handles Frequency Requirements of Popular VGA/XGA/8514 Chip Sets

- 3 Independent Clock
   Outputs Separate Pixel and
   Memory Clocks and Buffered
   Reference Clock
- Phase-Locked Loop Output Range of 350 KHz – 120 MHz
- Ideally Suited for VGA, XGA and 8514 Graphics Applications
- Sophisticated Internal Loop Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 3-State Oscillator Control Disables Outputs for Test Purposes
- "Change-on-the-Fly" Frequency Selection Supports Most Popular VGA/8514 Chip Sets
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 16-Pin SOIC Package




Fig. 1: ICD2042A Block Diagram



Contents	Figures	.,		
Introduction	111	1: ICD2042A Block	400	
Pin & Signal Descriptions	112	Diagram	109	
General Considerations	114	2: Pin Descriptions	112	
Design Recommendations		3: Rise and Fall Times	121	
Pixel and Memory Clock Oscillato Selection	r	4: 3-StateTiming	121	
PC Board Routing Issues		5: Selection Timing	122	
Output Frequency Accuracy				
3-State Output Operation		Tobloo	The latest and the la	
No External Components Require	ed	Tables		
Circuit Description		1: Signal Descriptions	113	
Minimized Parasitic Problems				
Stability and "Bit-Jitter"		2: Memory Clock ROM Decode Options	115	
Temperature and Process Sensiti	vity	0. Onder Onder	446	
Ordering Information	118	3: Order Codes	118	
Device Specifications	119	4: Absolute Maximum Ratings	119	
Electrical Data		5: DC Characteristics	119	
Timing Diagrams		J. DC Citatacteristics	113	
Revision History / Credits	123	6: AC Characteristics	120	



# Introduction

The proliferation of video standards, support for various monitors, increasing screen resolutions, and different memory speeds present in the DOS graphics community often require as many as six different crystal can oscillators per PC board. A new family of frequency synthesis parts from IC DESIGNS replaces the large number of these oscillators required to build such multi-function graphic boards as EGA, VGA, Super VGA, and 8514. These parts synthesize all the required frequencies in a single monolithic device, thus lowering manufacturing costs and significantly reducing the printed circuit board space required.


The ICD2042A Dual VGA Clock Generator supports new designs using the newer graphic chip sets which generate output frequency select information. The ICD2042A features two independent clock outputs for the pixel clock and the memory clock which are chosen via select lines. Additional features include 3-stateable outputs and direct support for popular graphics chip set selection decodes.

V2.4 (11/15/93) ICD2042A 111



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions





**Table 1: Signal Descriptions** 

Pin #	Signal	Function
1	XBUF	Buffered Reference Frequency Output
2	MCLK	Memory Clock Oscillator Output (see <i>Table 2: Memory Clock ROM Decode Options</i> on page 115)
3	OUTDIS	Output Disable (Enable 3-State Output) when signal is pulled low. (Internal pullup allows no-connect if 3-state operation not needed).
4	GND	Ground
5	FREF / XTAL1	Input Reference Oscillator (nominally 14.31818 MHz.) A crystal may be used if a reference oscillator is not available.
6	XTAL2	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)
7	P0	Input Pixel Clock Selection Signal — Bit 0 (internal pull-up)
8	M0	Input Memory Clock Selection Signal — Bit 0 (internal pull-up)
9	MI	Input Memory Clock Selection Signal — Bit 1 (internal pull-up)
10	P1	Input Pixel Clock Selection Signal — Bit 1 (internal pull-up)
11	P2	Input Pixel Clock Selection Signal — Bit 2 (internal pull-up)
12	M2	Input Memory Clock Selection Signal — Bit 2 (internal pull-up)
13	VDD	+5V to I/O Ring
14	P3	Input Pixel Clock Selection Signal — Bit 3 (internal pull-down)
15	PCLK	Pixel Clock Oscillator Output
16	AVDD	+5V to Analog Core (Special Order: bond VDD to AVDD internally.)

V2.4 (11/15/93) ICD2042A 113



# **General Considerations**

### **Design Recommendations**

The ICD2061A, with its ability to program the output frequencies, is recommended for designs in which a fixed ROM would be inconvenient and/or the desired volume does not warrant a custom ROM.

The ICD2042A is currently a custom order only.

## **Pixel and Memory Clock Oscillator Selection**

The output frequency value of the pixel clock oscillator (PCLK) is selected by the four pixel clock selection inputs: P0, P1, P2, and P3. This feature allows the ICD2042A to support different video configurations. The output frequency value of the memory clock oscillator (MCLK) is selected by the three memory clock selection inputs: M0, M1, and M2. The selection table is *Table 2: Memory Clock ROM Decode Options* on page 115.

At any time during operation, the selection lines can be changed to select a different frequency. When this occurs, the internal phase-locked loop will immediately seek the newly selected frequency. During the transition period, the clock output will multiplex glitch-free to the reference signal until the PLL settles to the new frequency.

Normally, the MCLK select lines are hard-wired during manufacturing to correspond to the desired memory speed. A different memory clock frequency output may be generated by changing the memory select lines of the ICD2042A. The timing for this transition is detailed in *Table 6: AC Characteristics* on page 120.



M2	M1	MO	Word	2042–23	2042–24	2042–27
1412	1411	MIU	Woru	(Free	quencies in N	/Hz)
0	0	0	0	48.000	48.000	40.000
0	0	1	1	39.800	39.800	41.000
0	1	0	2	66.000	66.000	41.500
0	1	1	3	50.000	50.000	42.000
1	0	0	4	56.644	56.644	42.500
1	0	1	5	32.000	32.000	43.000
1	1	0	6	44.000	44.000	44.000
1	1	1	7	39.800	39.800	48.000

**Table 2: Memory Clock ROM Decode Options** 

## **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at the higher pixel clock frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. It is important that the ground plane be nearly continuous with a minimum of cuts, holes, or breaks. Both analog and digital ground pins should go directly to this plane.

To produce an output of high spectral purity, additional supply noise precautions might be required, particularly in noisy environments. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and AVDD can help to filter noisy supply lines.

The designer should also avoid routing the two output traces of the ICD2042A in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies.

When designing with this device, it is best to locate the ICD2042A closest to the device requiring the highest frequency. For more details concerning layout and power considerations, please see the IC DESIGNS Application Note *Power Feed and Board Layout Issues* on page 281.

V2.4 (11/15/93) ICD2042A 115



### **Output Frequency Accuracy**

The accuracy of the ICD2042A output frequencies depends on the target output frequencies. The tables within this document contain target frequencies which differ from the actual frequencies produced by the clock synthesizer.

The output frequencies of the ICD2042A are an integral fraction of the input (reference) frequency:

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

Only certain output frequencies are possible for a particular reference frequency. However, the ICD2042A always produces an output frequency within 0.1% of the target frequencies listed, which is more than sufficient to meet standard display requirements. [Actual values are available from the factory.]

### **3-State Output Operation**

The OUTDIS signal, when pulled low, will 3-state the MCLK, PCLK and XBUF output lines. This supports wired-or connections between external clock lines (example: the Feature Connector external clock) and allows for procedures such as automated testing, where the clock must be disabled. The OUTDIS signal contains an internal pull-up, but should be tied to VDD if not used.

## **No External Components Required**

Under normal conditions no external components are required for proper operation of any of the internal circuitry of the ICD2042A.

### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in the diagram on the first page. The external input frequency  $f_{(REF)}$  is typically 14.31818 MHz (as derived from the PC system bus) and goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable "synthesized" signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO to either go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up-and-down movement of the variable frequency will ultimately lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.



#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements with their output oscillator pins placed on separate sides of the package. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate power and ground buses for the analog and digital circuitry are used.

The package leadframes are optimized for the lowest possible inductance from the supply pin on the package to the die within, and results in minimized supply noise problems such as ground-bounce and output crosstalk.

## Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.

Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCOs and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be visually unnoticeable in the graphics display.

### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2042A is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures the loop filter will track the same process variations as does the VCO. With the ICD2042A, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.

V2.4 (11/15/93) ICD2042A 117



# **Ordering Information**

**Table 3: Order Codes** 

Part Number	Package Type	<b>Temperature Range</b>	Pixel Clock ROM Option
ICD2042A	S = 16-Pin SOIC	C = Commercial <sup>a</sup>	Custom
			Order
			Only

a.  $0^{\circ}$ C to  $+70^{\circ}$ C



# **Device Specifications**

#### **Electrical Data**

**Table 4: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
V <sub>DD</sub> & AV <sub>DD</sub>	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\rm DD}+0.5$	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	T <sub>SOL</sub> Max soldering temperature (10 sec)		+260	°C
$T_J$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		350	mWatts

**NOTE:** Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 5: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{IH}$	High-level input voltage	2.0		Volts	
$V_{ m IL}$	Low-level input voltage		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	$V_{DD} - 0.4$		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current		150	μΑ	$V_{IH} = V_{DD}$
$I_{IL}$	Input low current		-250	μΑ	$V_{IL} = 0V$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{DD}$	Power supply current		50	mA	(@ high frequency)
$I_{ADD}$	Analog power supply current		6	mA	

V2.4 (11/15/93) ICD2042A 119



**Table 6: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value (Different reference frequencies require a custom ROM; standard parts use 14.31818 MHz, unless otherwise stated.)	4	14.318	25	MHz
t <sub>(REF)</sub>	reference clock period	$1 \div f_{(REF)}$	40	69.8	250	ns
t <sub>1</sub>	input duty cycle	Duty cycle for the input oscillator defined as $t_1 \div t_{(REF)}$	25%	50%	75%	
$t_2$	output period	CPUCLK oscillator value	8.3 (120 MHz)		2857 (350 KHz)	ns
t <sub>3</sub>	output duty cycle	Duty cycle for the output oscillator defined as $t_3 \div t_2$ measured at 2.5V	40%		60%	
t <sub>4</sub>	rise time	Rise time for the output oscillator into a 25pF load			3	ns
t <sub>5</sub>	fall time	Fall time for the output oscillator into a 25pF load			3	ns
t <sub>6</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion			12	ns
t <sub>7</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high			12	ns
t <sub>MUXREF</sub>	clk stable	Time required for the output oscillators to become valid after P0–3 or M0–2 select signals change value	3.4	5	6.9	msec
t <sub>freq1</sub>	freq1 output	Old frequency output				
$t_{freq2}$	freq2 output	New frequency output				
$t_A$	f <sub>(REF)</sub> mux time	Time clock output remains high while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



# **Timing Diagrams**

Fig. 3: Rise and Fall Times





Fig. 4: 3-StateTiming






Fig. 5: Selection Timing

3

# **Revision History / Credits**

V2.4 (11/15/93) — Final Release Version

and the second s



# ICD2061A

# **Dual Programmable Graphics Clock Generator**

Single-Chip Dual Programmable Oscillator Handles All Frequency Requirements of Popular Graphics Chip Sets

- 2nd Generation Dual Oscillator Graphics Clock Generator
- 2 Independent Clock Outputs from 390 KHz – 120 MHz
- Individually Programmable Oscillators Using a Highly Reliable Manchester-Encoded 21-Bit Serial Data Word
- 2-Pin Serial Programming Interface Allows Direct Connection to most Graphics Chip Sets with no External Hardware Required
- 2 Advanced Power-Down Capabilities
- 3-State Oscillator Control Disables Outputs for Test Purposes
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Sophisticated Internal Loop-Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 16-Pin SOIC Package Configuration




Fig. 1: ICD2061A Block Diagram



#### 148 **Circuit Operation Contents** Circuit Description 128 Introduction Stability and "Bit-Jitter" ICD2061A Changes from the ICD2061 Frequency Range Output Disable 130 **Pin & Signal Descriptions** External Clock Input (Feature Connector 132 **Register Definitions** Compatibility) Register File PC Board Routing Issues Power-On Reset and Register FCC & Noise issues Initialization Minimized Parasitic Problems Register Selection Temperature and Process Sensitivity Control Register Definition Ordering Information 151 Serial Programming **Architecture** 136 **Device Specifications** 152 Unlocking Mechanism **Electrical Data** Watchdog Timer **Timing Diagrams** Serial Data Register 158 **Revision History / Credits ERROUT** Operation 140 Programming the ICD2061A **Programming Constraints** Programming Example — Prescaling = 2 (default) Programming Example — Prescaling = 4 **Power Management Issues** 145 Power-Down Mode 1 Power-Down Mode 2 The PWRDWN Pin

**Estimating Total Current Drain** 

# ICDESIGNS

Figures		Tables	
1: ICD2061A Block Diagram	125	1: Signal Descriptions 2: Register Addressing	131 132
<ul> <li>2: Pin Descriptions</li> <li>3: Control Register</li> <li>4: Serial Program Block Diagram — Detail</li> <li>5: Unlock Sequence</li> </ul>	130 135 136 136	3: Register Initialization — ROM Option 1  4: VCLKOUT Selection  5: MCLKOUT Selection	133 133 134
<ul><li>6: Serial Data Timing</li><li>7: Modified Manchester Decoder Circuit</li></ul>	137 139	<ul><li>6: Programming Word Bit Fields</li><li>7: Post-VCO Divisor</li><li>8: Index Field (I)</li></ul>	140 141 142
8: Phase-Locked Loop Oscillator 9: Rise and Fall Times	148 155	9: P & Q Value Pairs 10: Prescale Values	143 144
<ul><li>10: 3-State Timing</li><li>11: Selection Timing</li><li>12: MCLK &amp; Active VCLK Register Programming Timing</li></ul>	155 156 156	<ul><li>11: PWRDWN Register Programming</li><li>12: Typical Values</li><li>13: Order Codes</li><li>14: Absolute Maximum</li></ul>	145 147 151
<ul><li>13: Soft Power-Down Timing (Mode 2)</li><li>14: Serial Programming Timing</li></ul>	157 157	Ratings 15: DC Characteristics 16: AC Characteristics	152 152 153

V2.5 (11/15/93) ICD2061A 127



# Introduction

The ICD2061A Dual Programmable Graphics Clock Generator features a fully programmable set of clock oscillators which can handle all frequency requirements of most graphics systems. The ICD2061A offers the selection ease of ROM-based clock chips, while also offering the versatility of serial programmed frequency synthesizers. It features advanced power-down capabilities, making it ideally suited for the portable computer market. The ICD2061A has extended frequency range and improved voltage/temperature stability when compared to first-generation frequency synthesizers.

The ICD2061A Dual Programmable Graphics Clock Generator offers two fully user-programmable phase-locked loops in a single package. The outputs may be changed "on the fly" to any desired frequency value between 390 KHz and 120 MHz. The ICD2061A is ideally suited for any design where multiple or varying frequencies are required, replacing more expensive metal can oscillators.

Being able to change the output frequency dynamically adds a whole new degree of freedom for the electrical engineer heretofore unavailable with existing crystal oscillator devices. Some examples of the uses for this device include: laptop computers, in which slowing the speed of operation can mean less power consumption or speeding it up can mean faster operation; graphics board dot clocks to allow dynamic synchronization with different brands of monitors or display formats; and on-board test strategies where the ability to skew a system's desired frequency (for example:  $\pm 10\%$ ) allows worst case evaluations.

While primarily designed for the graphics subsystem market, the programming versatility of the ICD2061A makes it ideal wherever two variable, yet highly accurate, clock sources are required.



## ICD2061A Changes from the ICD2061


The ICD2061A revision of the ICD2061 is a complete mask redesign which includes feature enhancements as well as minor bug fixes. The following major modifications have been implemented:

- Increased Frequency Resolution 3 additional bits have been added to the CNTL Register to allow an optional pre-divide by 2 on the P Counter. Full upward compatibility with existing software is maintained.
- Reduced Power Consumption By dynamically switching in a weak pull-up when the
  user pulls the PWRDWN pin low, the power consumption of the ICD2061A in Power-down
  Mode 2 has been reduced to <sup>1</sup>/<sub>4</sub> that of the ICD2061 (less than 50 μA).
- Glitch-Free Transitions Reprogramming the MCLK and the active VCLK registers is now glitch-free; the Reference Frequency is automatically multiplexed to the appropriate output pin during the transition period.
- Extended Low-Frequency Range The lower frequency limit has been extended to 390 KHz as a result of the addition of a +128 value to the Post-VCO Divide Register.
- Enhanced VCO The redesigned VCOs generate 30% less jitter than those of previous versions.
- New Index Table The new VCOs require a change in the Index Table values.



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions





**Table 1: Signal Descriptions** 

Pin#	Signal	Function
1	SEL0/CLK	Bit 0 (LSB) of frequency select logic, used to select oscillator frequencies. Clock Input in serial programming mode. (Internal pull-down allows no-connect.)
2	SEL1 / DATA	Bit 1 (MSB) of frequency select logic, used to select oscillator frequencies. Data Input in serial programming mode. (Internal pull-down allows no-connect.)
3	AVDD	+5V to Analog Core
4	OUTDIS	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pullup allows no-connect.)
5	GND	Ground
6	XTALIN	Input Reference Oscillator for all Phase-Locked Loops (nominally 14.31818 MHz). An optional PC System Bus Clock signal may be used as input if available.
7	XTALOUT	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note Crystal Oscillator Topics on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)
8	MCLKOUT	Memory Clock out
9	VCLKOUT	Video Clock out
10	ERROUT	Error Output: a low signals an error during serial programming.
11	FEATCLK	External clock input (Feature Clock) (Internal pull-up allows no-connect.)
12	INIT0	Select power-up initial conditions (LSB) (Internal pull-down allows no-connect.)
13	VDD	+5V to I/O Ring
14	INIT1	Select power-up initial conditions (MSB) (Internal pull-down allows no-connect.)
15	INTCLK	Selects the Feature Clock external clock input as VCLKOUT output (Internal pull-up allows no-connect.)
16	PWRDWN	Power-down pin (active low) (Internal pull-up allows no-connect if power-down operation not required. See <i>Power Management Issues</i> on page 145 for specific details concerning the use of this pin.)

V2.5 (11/15/93) ICD2061A 131



# **Register Definitions**

### **Register File**

The Register File consists of the following registers and their selection addresses:

Table 2: Register Addressing

Address	Register	Usage
000	REG0	Video Clock Register 1
001	REG1	Video Clock Register 2
010	REG2	Video Clock Register 3
011	MREG	Memory or I/O Timing Clock
100	PWRDWN	Divisor for Power-Down mode
101	(Reserved)	
110	CNTL Reg	Control Register

All register values are preserved in power-down mode.

# **Power-On Reset and Register Initialization**

The ICD2061A Clock Synthesizer has several of its registers in a known state upon power-up. This is implemented by the Power-On initialization circuitry. Three VGA registers are initialized based on the state of the INIT1 and INIT0 pins at power-up. Also, the Memory Clock is initialized based on the INIT pins.

The Power-On Reset Function operates transparently to the video subsystem. It performs its initialization function and is cleared before the system Power-On Reset permits the system to begin its boot process. The INIT pins must ramp up with VDD if a 1 on either of these pins is desired. They are internally pulled down, and so will default to 0 if left unconnected.



The various registers are initialized as follows (all frequencies in MHz):

Table 3: Register Initialization — ROM Option 1

INIT1	INIT0	MREG	REG0	REG1	REG2
		(Frequencies in MHz)			
0	0	32.500	25.175	28.322	28.322
0	1	40.000	25.175	28.322	28.322
1	0	50.350	40.000	28.322	28.322
1	1	56.644	40.000	50.350	50.350

### **Register Selection**

The Video Clock output is controlled not only by the SEL0 & SEL1 bits, but also by the PWRDWN and OUTDIS signals. Additionally, the Clock Synthesizer is multiplexed with an external frequency input (FEATCLK) which corresponds to the IBM VGA Feature Clock standard. The following table shows the VCLKOUT selection criteria:

**Table 4: VCLKOUT Selection** 

OUTDIS	PWRDWN	INTCLK	SEL1	SEL0	VCLKOUT
0	X	X	X	X	High-Z
1	0	X	X	X	Forced High
1	1	X	0	0	REG0
1	1	X	0	1	REGI
1	1	0	1	0	FEATCLK
1	1	1	1	Х	REG2
1	1	X	1	1	REG2

V2.5 (11/15/93) ICD2061A 133



The Memory Clock output is controlled by the PWRDWN and OUTDIS signals as indicated below: MCLKOUT Selection

Table 5: MCLKOUT Selection

OUTDIS	PWRDWN	MCLKOUT
0	X	High-Z
1	1	MREG
1	0	PWRDWN <sup>a</sup>

a. Power-Down Mode (1 or 2) is determined by the setting of bit C5 in the CNTL Reg. See *Control Register Definition* on page 135.

The Clock Select pins SEL0 & SEL1 have a dual purpose. When these pins are performing serial download, the VCLKOUT signal remains unchanged (unless the currently selected register is the one being programmed). When the pins SEL0 & SEL1 are functioning as register selects, a timeout interval is required to determine whether the user desires register select or serial programming. At the end of the timeout interval, new register selection occurs. At this point, the VCLKOUT signal will be multiplexed to the reference signal  $f_{(REF)}$  for an additional timeout interval to give the VCO time to settle to its new value. [The timeout interval in both cases is approximately 5 msec — see the timeout interval spec in AC Characteristics on page 153.]

When a new frequency is being set for MCLK, or if the active VCLK register is reprogrammed, then a glitch-free multiplexing to the Reference Frequency is performed. Once the STOP bit is sent after the MCLK or active VCLK Programming Word, the appropriate output signal will be multiplexed to the reference signal  $f_{(REF)}$  for an extra timeout interval (See AC Characteristics on page 153 for further details).



# **Control Register Definition**

The Control Register (CNTL Reg) allows the user to adjust various internal options. Most of these options are for special cases, and should have no applicability to standard graphics usage. The register word is defined as follows:




Fig. 3: Control Register

Duty Cycle Adjust — This control bit causes a 1 ns decrease in the output waveform high time. The default is no adjustment. In situations in which the capacitive load is beyond device specifications, or where the Threshold Voltage  $V_{TH}$  is to be changed from CMOS to TTL levels, this adjustment can sometimes bring the output closer to 50% duty cycle.

**Timeout Interval** — The Timeout Interval is normally defined as in the *AC Characteristics* on page 153. It is derived from the MCLK VCO, and if this VCO is programmed to certain extremes, then the timeout may be too short. If this control bit is set, then the Timeout Interval is doubled.

**MUXREF** — This control bit determines which clock is multiplexed to the VCLKOUT output during frequency changes. While the VCLK VCO changes to a different frequency, a known clock is multiplexed to the output. The default is to multiplex the  $f_{(REF)}$  reference frequency, but some graphic controllers cannot run as slow as  $f_{(REF)}$ . This bit, when set, allows the MCLK to be used as an alternative frequency.

**Power-Down Mode** — This control bit determines which Power-Down Mode the **PWRDWN** pin will implement. The default (Power-Down Mode 1) forces the MCLKOUT signal to be a function of the PWRDWN register. Power-Down Mode 2 turns off the crystal oscillator and disables all outputs. There is a more detailed description in the section entitled *Power Management Issues* on page 145.

**P Counter Prescale** (REG0, REG1, REG2) — These control bits determine whether or not to prescale the P Counter value, which allows "fine tuning" the output frequency of the respective register. Prescaling is explained in more detail in various sections of this Datasheet.

V2.5 (11/15/93) ICD2061A 135



# **Serial Programming Architecture**

The ICD2061A programming scheme is simple, yet impenetrable to accidental access. Because the only common denominator between most VGA and 8514 controllers is a few clock select pins, these have to perform the dual functions of clock selection and serial programming. The Serial Program Block (See *Fig. 1: ICD2061A Block Diagram* on page 125.) contains several components: a Serial Unlock Decoder (containing the Unlocking Mechanism and Manchester Decoder), a Watchdog Timer, the Serial Data Register (Serial Reg) and a Demultiplexer to the Register File.




Fig. 4: Serial Program Block Diagram — Detail

## **Unlocking Mechanism**

The Unlocking Mechanism watches for an initial break sequence, detailed in the following timing diagram:




Fig. 5: Unlock Sequence

The initial unlock sequence consists of at least five low-to-high transitions of CLK with DATA high, followed immediately by a single low-to-high transition of CLK with DATA low. Following this unlock sequence, the encoded serial data is clocked into the Serial Data Register (Serial Reg).

NOTE: The ICD2061A may not be serially programmed when in Power-Down Mode.



## **Watchdog Timer**

Following any transition of CLK or DATA, the Watchdog Timer is reset and begins counting. Throughout the entire programming process, the Watchdog Timer ensures that successive edges of CLK or DATA do not violate the timeout specification (of 2 msec — see *AC Characteristics* on page 153.). If a timeout does occur, the Lock Mechanism is rearmed and the current data in the Serial Data Register (Serial Reg) is ignored.

Since the VCLK registers are selected by the SEL0 or SEL1 bits, and since any change in their state may affect the resultant output frequency, new data input on the Selection Bits is only permitted to pass through to the Decode Logic after the Watchdog Timer has timed out. This delay of SEL0 or SEL1 data permits a serial program cycle to take place without affecting the current register selection. The process of serial programming has no effect on the performance of the graphics subsystem. [Note that there is a latency amounting to the duration of the Watchdog Timer before any new VCLK register selections take effect.]

### **Serial Data Register**

The serial data is clocked into the Serial Data Register (Serial Reg) in the following order:




Fig. 6: Serial Data Timing

The serial data is sent using a modified Manchester encoded data format. This is defined as follows:

- 1 An individual data bit is sampled on the rising edge of CLK.
- 2 The complement of the data bit must be sampled on the previous falling edge of CLK.
- 3 The Setup and Hold Time requirements must be met on both CLK edges.
- 4 The unlock sequence, start, and stop bits are not Manchester encoded.

For specifics on timing, see Fig. 14: Serial Programming Timing on page 157.

The bits are shifted in this order: a start bit, 21 data bits, 3 address bits (which designate the desired register), and a stop bit (which also functions as a load strobe to transfer the data from the Serial Reg into the desired register). For the VCO registers (REGO, REG1, REG2, MREG), the data is made up of 4



fields: D[20:17] = Index; D[16:10] = P'; D[9:7] = Mux; D[6:0] = Q'. [See *Programming the ICD2061A* on page 140 for more details on the VCO data word.] For the other registers with fewer than 21 bits (PWRDWN, CNTL Reg), the upper bits are used (starting with the MSB). A total of 24 bits must always be loaded into the Serial Data Register (or an error is issued). Undefined bits should always be set to zero to maintain software compatibility with future enhancements.

Following the entry of the last data bit, a stop bit or Load command is issued by bringing DATA high and toggling CLK high-to-low and low-to-high. The Unlocking Mechanism then automatically rearms itself following the load. Only when the Watchdog Timer has timed out are the SEL0 & SEL1 Selection Pins permitted to return to their normal register select function.

Note that the Serial Data Register (Serial Reg) which receives the address and data bits is exactly the correct length to accept the data being sent. The stop bit is used as a load command which passes the Serial Reg contents on to the register file location indicated by the address bits. If a stop bit is not received after the Serial Data Register has been filled, but rather more valid encoded data is received, then all of the received serial data is ignored, the Unlocking Mechanism rearmed, and an error is issued. The device counts the serial data clock edges to know exactly when the Serial Buffer is full, and thus to know which bit is the stop bit. Following the stop bit, the Unlocking Mechanism rearms itself. If corrupt data is detected (i.e., incorrectly Manchester-encoded data), then the Unlocking Mechanism is rearmed, the Serial Counter reset, all received data ignored, and ERROUT is asserted.



### **ERROUT** Operation

The ERROUT signal is used to report when a program error has been detected internally by the ICD2061A. The signal stays active until the next unlock sequence.

The following circuit shows the basic mechanism used to detect valid and erroneous serial data:




Fig. 7: Modified Manchester Decoder Circuit

The ERROUT signal is invoked for any of the following error conditions: incorrect start bit; incorrect Manchester encoding; incorrect length of data word; incorrect stop bit; timeout.

NOTE: If there is no input pin available on the target VGA controller chip to monitor ERROUT, a software routine which counts VSYNC pulses in order to measure output frequency may be used as a determination of programming accuracy.

V2.5 (11/15/93) ICD2061A 139



# **Programming the ICD2061A**

The desired output frequency is defined via a serial interface, with a 21-bit number shifted in. The ICD2061A has two programmable oscillators, requiring a 21-bit programming word (W) to be loaded into each channel's respective registers independently. This word contains 4 fields:

**Table 6: Programming Word Bit Fields** 

Field	# of Bits	Notes
Index (I)	4	MSB (Most Significant Bits)
P Counter value (P')	7	
Mux (M)	3	
Q Counter Value (Q')	7	LSB (Least Significant Bits)

The frequency of the Programmable Oscillator f(VCO) is determined by these fields as follows:

$$P' = P - 3$$
  $Q' = Q - 2$   
 $f_{(VCO)} = (2 \times f_{(REF)} \times \frac{P}{Q})$ 

where  $f_{(REF)}$  = Reference frequency (between 1 MHz – 60 MHz; typically 14.31818 MHz)

NOTE: If a reference frequency other than 14.31818 MHz is used, then the initially loaded ROM frequencies will not be correct.



The value of  $f_{(VCO)}$  must remain between 50 MHz and 120 MHz inclusive. Therefore, for output frequencies below 50 MHz,  $f_{(VCO)}$  must be brought into range. To accomplish this, a post-VCO Divisor is selected by setting the values of the Mux Field (M) as follows:

**Table 7: Post-VCO Divisor** 

M	Divisor
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

The Index Field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from the following table. (This table is referenced to the VCO frequency,  $f_{(VCO)}$ , rather than to the desired output frequency.) Note that VCLK may be shut off, but that MCLK must be left running.

V2.5 (11/15/93) ICD2061A 141



When the Index Field is set to 1111, VCLK is turned off and both channels run from the same MCLK VCO. To reduce jitter, one doesn't want the two VCOs to run at integral multiples of each other; therefore, if one does want the clocks to run at  $2^n$  (n = 0, 1, 2 .. 7) multiples of each other, this is done by turning off the VCLK VCO and multiplexing the MCLK VCO over to VCLKOUT, dividing down to the desired frequency. This will significantly reduce heterodyne jitter.

Table 8: Index Field (I)

I	VCLK f <sub>VCO</sub> (MHz)	MCLK f <sub>VCO</sub> (MHz)
0000	50.0 – 51.0	50.0 - 51.0
0001	51.0 – 53.2	51.0 – 53.2
0010	53.2 – 58.5	53.2 – 58.5
0011	58.5 – 60.7	58.5 – 60.7
0100	60.7 – 64.4	60.7 – 64.4
0101	64.4 – 66.8	64.4 – 66.8
0110	66.8 – 73.5	66.8 – 73.5
0111	73.5 – 75.6	73.5 – 75.6
1000	75.6 – 80.9	75.6 – 80.9
1001	80.9 – 83.2	80.9 – 83.2
1010	83.2 – 91.5	83.2 – 91.5
1011	91.5 – 100.0	91.5 – 100.0
1100	100.0 – 120.0	100.0 – 120.0
1101	100.0 – 120.0	100.0 – 120.0
1110	Turn off VCLK	100.0 – 120.0
1111	Mux MCLK to VCLK	100.0 – 120.0

If the desired VCO frequency lies on a boundary in the table — in other words, if it is exactly the upper limit of one entry and the lower limit of the next — then either index value may be used (since both limits are tested), but we recommend using the higher one.

To assist with these calculations, IC DESIGNS provides *BitCalc* (Part #ICD/BCALC), a Windows<sup>TM</sup> program which automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers. For Macintosh or DOS environments, please ask about availability. Please specify disk size (5" or 3") when ordering *BitCalc*.



### **Programming Constraints**

There are five primary programming constraints the user must be aware of:

$$1 \text{ MHz} \le f_{(REF)} \le 60 \text{ MHz}$$

$$200 \text{ KHz} \le \frac{f_{(REF)}}{Q} \le 1 \text{ MHz}$$

$$50 \text{ MHz} \le f_{(VCO)} \le 120 \text{ MHz}$$

$$3 \le Q \le 129$$

$$4 \le P \le 130$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed here for completeness' sake; however, by using the *BitCalc* program, these constraints become transparent.

### **Programming Example — Prescaling = 2 (default)**

The following is an example of the calculations *BitCalc* performs:

Derive the proper programming word for a 39.5 MHz output frequency, using 14.31818 MHz as the reference frequency:

Since 39.5 MHz < 50 MHz, double it to 79.0 MHz. Set M to 001. Set I to 1000. The result:

$$f_{(VCO)} = 79.0 = (2 \times 14.31818 \times \frac{P}{Q})$$
  
$$\frac{P}{Q} = 2.7857$$

Several choices of P and Q are available:

Table 9: P & Q Value Pairs

P	Q	f <sub>(VCO)</sub> (MHz)	Error ( ppm )
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419

Choose (P, Q) = (80,29) for best accuracy (40 PPM).



Therefore:

$$P' = P - 3 = 80 - 3 = 77 = 1001101$$
 (4dH)

$$Q' = Q - 2 = 29 - 2 = 27 = 0011011$$
 (1bH)

and the full programming word, W, is:

$$W = I, P', M, Q' = 1000, 1001101, 001, 0011011 = 100010011010010011011$$
 (11349bH)

The programming word W is then sent as a serial bit stream, LSB first. Appropriate address bits and start & stop bits must also be included as defined in the Serial Programming Scheme section.

#### **Programming Example — Prescaling = 4**

Assume the desired VCLKOUT frequency is 100 MHz. The table below compares the results of using the default prescaling value of 2 and the optional prescaling value of 4:

Prescale	Actual Frequency (MHz)	P	Q	PPM Err
2	99.84028	129	37	1600
4	99.99998	110	63	0

**Table 10: Prescale Values** 

But this precision has its price, namely that the user now has to set and reset the Prescale Bits PS0–2 (corresponding to REG0–2) — which involves loading a Control Word (taking care to preserve the current values of the other Control Bits) — before the VCO Program Word can be loaded. Once the appropriate Prescale Bits are set, then frequency programming can proceed as before, unless and until it is desired to program a new frequency without prescaling, at which point a new Control Word must first be loaded with the proper bits set, and observing the precautions noted above.

To summarize, the sequence is:

- 1. Set the Prescale bits (load a Control Word)
- 2. Program the VCO (load a Program Word)

NOTE: Care must be taken not to change the Prescale Bit of the currently active register: the results will be unpredictable at best, and it could cause the VCO to go out of lock.



# **Power Management Issues**

#### **Power-Down Mode 1**

The ICD2061A contains a mechanism to reduce the quiescent power when stand-by operation is desired. In Power-Down Mode 1 (invoked by pulling the PWRDWN signal low and having the proper CNTL Reg bit set to zero), both VCOs are shut down, the VCLKOUT output is forced high, and the MCLKOUT output is set to a user-defined low-frequency value to refresh dynamic RAM.

The Power-down MCLKOUT value is determined by the following equation:

 $MCLKOUT_{Power-Down} = f_{(REF)} \div (PWRDWN Reg Divisor Value)$ 

The Power-Down Register divisor is determined according to the following 4-bit word programmed into the PWRDWN Register:

**Table 11: PWRDWN Register Programming** 

						<del></del>
			N bits P0	PWRDWN Register Value	Power-Down Divisor	MCLKOUT <sub>Power-Down</sub> (f <sub>(REF)</sub> = 14.31818 MHz)
0	0	0	0	0	N/A	N/A
0	0	0	1	1	32	447.4 KHz
0	0	1	0	2	30	477.3 KHz
0	0	1	1	3	28	511.4 KHz
0	1	0	0	4	26	550.7 KHz
0	1	0	1	5	24	596.6 KHz
0	1	1	0	6	22	650.8 KHz
0	1	1	0	7	20	715.9 KHz
1	0	0	0	8 (default)	18	795.5 KHz
1	0	0	1	9	16	894.9 KHz
1	0	1	0	A	14	1.023 MHz
1	0	1	1	В	12	1.193 MHz
1	1	0	0	C	10	1.432 MHz
1	1	0	1	D	8	1.790 MHz
1	1	1	0	Е	6	2.386 MHz
1	1	1	1	F	4	3.580 MHz

V2.5 (11/15/93) ICD2061A 145



On Power-Up, the value of the PWRDWN Register is loaded with a default value of 8 (1000 binary), which yields an MCLKOUT frequency of 795 KHz (14.31818 / 18). The default mode is Power-Down Mode 1.

NOTE: The ICD2061A may not be serially programmed when in Power-Down Mode.

#### **Power-Down Mode 2**

If there is no need for any output during power-down operation, then an alternate power-down mode is available, which will completely shut down all outputs and the reference oscillator, yet still preserve all register contents. This results in the absolute least power consumption.

Power-Down Mode 2 is invoked by first programming the Power-Down bit in the CNTL Reg, and then pulling the PWRDWN pin low.

#### The PWRDWN Pin

This pin has a standard internal pull-up during normal operation. When the user pulls it down to invoke power-down Mode 1 or 2, the normal pull-up resistor is dynamically switched to a weak pull-up, which significantly reduces power consumption. If, after pulling this pin low, the pin is allowed to float, the weak pull-up will gradually cause the signal to rise, enabling the normal pull-up, and will eventually turn the device back on.

### **Estimating Total Current Drain**

Actual current drain is a function of frequency and of circuit loading. The operating current of a given output is given by the equation:  $I = C \cdot V \cdot f$ , where

```
    I = current (in mA),
    C = load capacitance (max. 25pF),
    V = output voltage (usually 5V), and
    f = output frequency (in MHz).
```

To calculate total operating current, sum the following terms:

```
VCLKOUT \Rightarrow C \cdot V \cdot f_{(VCLK)}

MCLKOUT \Rightarrow C \cdot V \cdot f_{(MCLK)}

Internal \Rightarrow 12 mA
```



This gives an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on package type.

**Table 12: Typical Values** 

Frequency	Capacitive Load	Current (mA)
low	low	15
high	low	40
high	high	65

When in Power-Down Mode 1, and using a 14.31818 MHz reference crystal, the power consumption should not exceed 7.5 mA. In Power-Down Mode 2, the power consumption should not exceed 50  $\mu$ A.

V2.5 (11/15/93) ICD2061A 147



### **Circuit Operation**

#### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown below. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO either to go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up and down movement of the variable frequency will quickly lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.




Fig. 8: Phase-Locked Loop Oscillator

### Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.

Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCO's and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be acceptable for graphics designs.



### **Frequency Range**

The output frequency range of both Phase-Locked Loop sections is 390 KHz – 120 MHz.

#### **Output Disable**

When the OUTDIS pin is asserted (active low), all the output pins except XTAL OUT and ERROUT enter a high impedance mode, to support automated board testing.

### **External Clock Input (Feature Connector Compatibility)**

To maintain backward compatibility to the VGA feature connector standard, the Video Clock output VCLKOUT can multiplex between the clock synthesizer output and the external clock input FEATCLK. This multiplexing is controlled by the INTCLK input signal and appropriate decode of selection signals (SEL0, SEL1). See the section on Register Definitions for more information.

#### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Refer to IC DESIGNS Application Note *Power Feed and Board Layout Issues* on page 281 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2061A in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies. When designing with this device, it is best to locate the ICD2061A closest to the device requiring the highest frequency.

#### **FCC & Noise issues**

A conscious design effort was made to achieve the optimum rise & fall times at the output pads in order to produce acceptable signals at the clock destinations when operating at high frequencies. Unfortunately, the production of the squarest possible square waves can lead to the generation of high-energy odd harmonics, which can result in extraneous emissions.

For techniques on how to design with this device while taking FCC emission issues into consideration, please refer to the IC DESIGNS Application Note *Minimizing Radio Frequency Emissions* on page 285.



#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements with their output oscillator pins placed on opposite sides of the die. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate power and ground buses for the analog and digital circuitry are used.

#### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2061A is inherently stable over temperature, voltage and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2061A, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.



# **Ordering Information**

**Table 13: Order Codes** 

Part Number	Package Type	Temperature Range	Chip Options
ICD2061A	S = 16-Pin SOIC DIP	C = Commercial <sup>a</sup>	-l
			(Other ROM options by special order.)

a.  $0^{\circ}$ C to  $+70^{\circ}$ C

Example: order ICD2061ASC-1 for the ICD2061A, 16-pin plastic SOIC, commercial temperature range device with the initial frequencies shown in *Table 3: Register Initialization — ROM Option 1* on page 133.

V2.5 (11/15/93) ICD2061A 151



# **Device Specifications**

#### **Electrical Data**

**Table 14: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$ & $AV_{\mathrm{DD}}$	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$\mathrm{T}_{\mathrm{J}}$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		350	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 15: DC Characteristics** 

Name	Description	Min	Тур	Max	Units	Conditions
$V_{IH}$	High-level input voltage	2.0			Volts	
$V_{IL}$	Low-level input voltage			0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	2.4			Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage			0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current			150	μΑ	$V_{IH} = V_{DD}$
$I_{IL}$	Input low current			-250	μΑ	$V_{IH} = 0.5V$
$I_{OZ}$	Output leakage current			10	μΑ	(3-state)
$I_{\mathrm{DD}}$	Power supply current	15		65	mA	
I <sub>DD-TYP</sub>	Power supply current (typical)		35		mA	@ 60 MHz
$I_{ADD}$	Analog power supply current			10	mA	
$I_{PD1}$	Power-down current (Mode 1)		6	7.5	mA	
$I_{PD2}$	Power-down current (Mode 2)		25	50	μΑ	



**Table 16: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value (Note: for references of other than 14.31818 MHz, the pre-loaded ROM frequencies will not be accurate.)	ı	14.318	60	MHz
t <sub>(REF)</sub>	reference period	$1 \div f_{(REF)}$	16.6		1000	ns
t <sub>1</sub>	input duty cycle	Duty cycle for the input oscillator defined as $t_1 \div t_{(REF)}$	25%	50%	75%	
t <sub>2</sub>	output clock periods	Output oscillator values	8.33 120 MHz		2564 390 KHz	ns
t <sub>3</sub>	output duty cycle	Duty cycle for the output oscillators (NOTE: duty cycle is measured at CMOS threshold levels. At 5V, V <sub>TH</sub> = 2.5V.)	40%		60%	
t <sub>4</sub>	rise times	Rise time for the output oscillators into a 25pF load			3	ns
t <sub>5</sub>	fall times	Fall time for the output oscillators into a 25pF load			3	ns
t <sub>freq1</sub>	freq1 output	Old frequency output				
$t_{freq2}$	freq2 output	New frequency output				
t <sub>A</sub>	f <sub>(REF)</sub> mux time	Time clock output remains high while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	ns
<sup>t</sup> timeout	timeout interval	Internal interval for serial programming and for VCO changes to settle. [If the interval is too short, see the <i>Timeout Interval</i> paragraph on page 135.]	2	5	10	msec
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	ns
t <sub>6</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion	0		12	ns
t <sub>7</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high	0		12	ns
t <sub>8</sub>	Power- Down	Time for Power-Down Mode of operation to take effect			12	ns
t <sub>9</sub>	Power-Up	Time for recovery from Power-Down Mode of operation			12	ns

**Table 16: AC Characteristics (Continued)** 

Symbol	Name	Description	Min	Тур	Max	Units
t <sub>10</sub>	MCLKOUT high	Time for MCLKOUT to go high after PWRDWN is asserted high	0		t <sub>PWR-</sub> DWN	ns
t <sub>11</sub>	MCLKOUT delay	Delay of MCLKOUT prior to f <sub>MCLK</sub> signal at output	$\frac{t_{MCLK}}{2}$		$3\frac{t_{MCLK}}{2}$	ns
t <sub>serclk</sub>		Clock period of serial clock	2•t <sub>(REF)</sub>		2	msec
t <sub>HI</sub>		Minimum high time	$t_{(REF)}$			ns
$t_{LO}$		Minimum low time	$t_{(REF)}$			ns
$t_{SU}$		Setup time	20			ns
t <sub>HD</sub>		Hold time	10			ns
t <sub>ldcmd</sub>		Load command	0		$t_1 + 30$	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.

# ICDESIGNS

### **Timing Diagrams**

Fig. 9: Rise and Fall Times




Fig. 10: 3-State Timing




Fig. 11: Selection Timing





Fig. 12: MCLK & Active VCLK Register Programming Timing





V2.5 (11/15/93)




Fig. 13: Soft Power-Down Timing (Mode 2)

\* It takes 2–10 msec after Soft Power-Down to guarantee lock of VCLKOUT & MCLKOUT PLLs




Fig. 14: Serial Programming Timing

ICD2061A 157



# **Revision History / Credits**

V2.5 (11/15/93) — Final Release Version



### **ICD2062B**

### **Dual Programmable ECL/TTL Clock Generator**

Single-Chip Dual Programmable Oscillator Handles All Frequency Requirements of High-Performance Graphic Systems

- 2nd Generation Dual Oscillator Graphics Clock Generator
- PECL Video Outputs: 508 KHz-165 MHz
- TTL Outputs: 508 KHz-120 MHz
- Individually Programmable Oscillators Using a Highly Reliable Manchester-Encoded 21-Bit Serial Data Word
- 2-Pin Serial Programming Interface Allows Direct Connection to Most Graphics Chip Sets with no External Hardware Required
- Programmable Video Clock Dividers Allow for Easy Interface to most RAMDACs and VRAMs
- 3-State Oscillator Control Disables Outputs for Test Purposes
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- Sophisticated Internal Loop-Filter Requires no External Components
- Low-Power, High-Speed, 5V CMOS Technology
- Available in 20-Pin SOIC Package Configuration




Fig. 1: ICD2062B Block Diagram



Contents		Circuit Operation	183
Outtonts		Circuit Description	
Introduction	162	Stability and "Bit-Jitter"	
ICD2062A vs. ICD2062B		Frequency Range	
Pin & Signal Descriptions	164	Output Disable	
Register Definitions	166	PC Board Routing Issues	185
Register File		FCC & Noise issues	
Register Selection		ECL Design Issues	
Control Register Definition		Minimized Parasitic Problems	
Divide Register Definition		Temperature and Process Sensit	tivity
Register Initialization		Ordering Information	187
Serial Programming Architecture	171	Device Specifications	188
Unlocking Mechanism		Electrical Data	
Watchdog Timer		Timing Diagrams	
The Serial Data Register		Revision History / Credits	194
Programming the ICD2062B	174		
Programming Constraints			
Programming Example — Prescal (default)	ling = 2		
Programming Example — Presca	ling = 4		
RAMDAC/VRAM Interface	179		
Interfacing to the RAMDAC			
Typical ICD2062B Usage			
Internal RESET Sequence			
Power Management Issues	182		
Estimating Total Current Drain			

# ICDESIGNS

	Figures	-	Tables	
1:	ICD2062B Block Diagram	159	1: Signal Descriptions	164
2	Pin Descriptions	164	2: Register Addressing	166
3:	Control Register	168	3: VCLKOUT Selection	166
4:	Serial Program Block Diagram — Detail	171	4: MCLKOUT Selection	167
5:	Unlock Sequence	171	5: DIVREG Division	
6:	Serial Data Timing	172	Factors	169
7:	Modified Manchester Decoder Circuit	173	6: Register Initialization	170
8:	ICD2062B to RAMDAC Interface Example	179	7: Programming Word Bit Fields	174
9:	ICD2062B Typical Interface Circuit	180	8: Post-VCO Divisor	175
10:	Timing Diagram for Interface Circuit	180	9: Index Field (I)  10: Programming	176
11:	Internal RESET Timing	181	Constraints	177
12:	Phase-Locked Loop Oscillator	183	11: P & Q Value Pairs	177
13:	Rise and Fall Times	191	12: Prescale Values	178
14:	3-State Timing	191	13: Typical Current Drain	
15:	<b>Selection Timing</b>	192	Values	182
16:	MCLK & Active VCLK Register Programming		14: Order Codes	187
	Timing	192	15: Absolute Maximum Ratings	188
	RAMDAC / VRAM Interface Timing	193	16: DC Characteristics	188
18:	Serial Programming Timing	193	17: AC Characteristics	189



### Introduction

The ICD2062B is a clock generator for high-resolution video displays. It uses a low-frequency (and low-cost) reference crystal to produce the following: a 10 KH compatible complementary ECL oscillator signal for high-speed video RAMDACs, a high-speed TTL oscillator signal for video RAMs and system logic operation, and the requisite load, control and clock signals to control the loading of data between the CRT controller, VRAM and RAMDACs.

The ICD2062B Dual Programmable Clock Generator offers two fully user-programmable phase-locked loops in a single package. The outputs may be changed "on the fly" to any desired frequency value in the range 508 KHz to 165 MHz (VCLKOUT) and 508 KHz to 120 MHz (MCLKOUT). The ICD2062B is ideally suited for any design where multiple or varying frequencies are required, replacing more expensive metal can oscillators, particularly where the application requires expensive complementary ECL oscillators.

The Video Clock output may be programmatically divided — by 1, 2, 3, 4, 5 or 8 — in order to generate the Load Signal, which is further divided by 2 and 4 for clocking video timing logic. A second Load Signal may be synchronously gated in order to enable starting and stopping the clocking of video RAMs. The ICD2062B can also configure the pipeline delay of certain RAMDACs (such as the Bt457/458) to a fixed pipeline delay.

Being able to change the output frequency dynamically adds a new degree of freedom for the electrical engineer heretofore unavailable with existing crystal oscillator devices. Some examples of the uses for this device include: graphics board dot clocks to allow dynamic synchronization with different brands of monitors or display formats; and on-board test strategies where the ability to skew a system's desired frequency (for example:  $\pm 10\%$ ) allows worst case evaluations.



#### ICD2062A vs. ICD2062B

The ICD2062B revision of the ICD2062A is a complete mask redesign which includes feature enhancements as well as minor bug fixes. The following points detail the differences between the two versions:

The ICD2062B offers the following new features:


- New VCO The primary difference between the A and B versions is the design of the internal VCO. The ICD2062B video VCO has been redesigned to support frequencies up to 165 MHz (see above);
- Higher Upper Frequency Limit (VCLKOUT) 165 MHz;
- New Register Initialization ROM A new ROM allows the ICD2062B to be initialized to higher default frequencies;
- More Load Clock divisors the ICD2062B Load Clock divisors of 1, 2, 3, 4, 5 & 8.

V2.6 (11/15/93) ICD2062B 163



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin#	Signal	Function	
1	SEL0 / CLK	Bit 0 (LSB) of frequency select logic, used to select oscillator frequencies. Clock Input in serial programming mode. (Internal pull-down)	
2	SEL1 / DATA	Bit 1 (MSB) of frequency select logic, used to select oscillator frequencies. Data Input in serial programming mode. (Internal pull-down)	
3	AVDD	+5V to Analog Core	
4	OUTDIS	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pull-up allows no-connect if 3-state operation not required.)	
5	GND	Ground	
6	XTAL_IN	Input Reference Oscillator for all Phase-Locked Loops (nominally 14.31818 MHz). An optional PC System Bus Clock signal may be used as input if available.	



**Table 1: Signal Descriptions (Continued)** 

D: "	Table it digital poortification (contained)					
Pin #	Signal	Function				
7	XTAL_OUT	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note Crystal Oscillator Topics on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)				
8	MCLKOUT	Memory Clock out				
9	VCLKOUT	Differential clock output. Connect directly to RAMDAC CLOCK inputs. Can drive 4 RAMDACs.				
10	VCLKOUT	Output levels equivalent to 10 KH ECL circuit operating from single supply. VCLKOUT is skew-free.				
11	ERROUT	Error Output: a low signals an error during serial programming.				
12	GND	Ground				
13	INIT0	Select power-up initial conditions (LSB) (Internal pull-down)				
14	VDD	+5V to I/O Ring				
15	LDC	Load output (TTL compatible). When ENABLE is high, has same timing as LDA output. Can drive up to 4 capacitive loads without buffering.				
16	INIT1	Select power-up initial conditions (MSB) (Internal pull-down)				
17	LDA	Skew-free Load Outputs (TTL compatible). Generated by dividing VCLKOUT by Div Register (1, 2, 3, 4, 5 or 8). Each output can drive up to 4 capacitive loads without buffering.				
18	LDA/2	Generated by dividing LDA by two				
19	LDA/4	Generated by dividing LDA by four.				
20	ENABLE	Synchronous load enable input. Internally synched to LDA, used to start/stop LDC output synchronously. If ENABLE is low, LDC is held low; when high, LDC is free-running.				

V2.6 (11/15/93) ICD2062B 165



# **Register Definitions**

#### **Register File**

The Register File consists of the following registers and their selection addresses:

**Table 2: Register Addressing** 

Address	Register	Usage
000	REG0	Video Clock Register 1
001	REG1	Video Clock Register 2
010	REG2	Video Clock Register 3
011	MREG	Memory or I/O Timing Clock
100	(Reserved)	
101	DIVREG	Load Divisor Register
110	CNTL Reg	Control Register

### **Register Selection**

Video clock output is controlled not only by the SEL0 & SEL1 bits, but also by the OUTDIS signal, as follows:

**Table 3: VCLKOUT Selection** 

OUTDIS	SEL1	SEL0	VCLKOUT
0	X	X	High-Z
1	0	0	REG0
1	0	1	REG1
1	1	X	REG2



The Memory Clock output is controlled by the OUTDIS signal as indicated below:

**Table 4: MCLKOUT Selection** 

OUTDIS	MCLKOUT
0	High-Z
1	MREG

The Clock Select pins SEL0 & SEL1 have a dual purpose. When these pins are performing serial download, the VCLKOUT signal remains unchanged (unless the currently selected register is the one being programmed). When the pins SEL0 & SEL1 are functioning as register selects, a timeout interval is required to determine whether the user desires register select or serial programming. At the end of the timeout interval, new register selection occurs. At this point, the VCLKOUT signal will be multiplexed to the reference signal  $f_{(REF)}$  for an additional timeout interval to give the VCO time to settle to its new value. (The timeout interval in both cases is approximately 5 msec — see the timeout interval spec in Table 17: AC Characteristics on page 189.)

When a new frequency is being set for MCLK, or if the active VCLK register is being programmed, then a glitch-free multiplexing to the Reference Frequency is performed. Once the STOP bit is sent from the MCLK or active VCLK Programming Word, the appropriate output signal will be multiplexed to the reference signal  $f_{(REF)}$  for an extra timeout interval (See *Table 17: AC Characteristics* on page 189 for further details.).

V2.6 (11/15/93) ICD2062B 167



#### **Control Register Definition**

The Control Register (CNTL Reg) allows the user to adjust various internal options. Most of these options are for special cases, and should have no applicability to standard graphics usage. The register word is defined as follows:




Fig. 3: Control Register

**MUXREF** — This control bit determines which clock is multiplexed to the VCLKOUT output during frequency changes. While the VCLK VCO changes to a different frequency, a known clock is multiplexed to the output. The default is to multiplex the  $f_{(REF)}$  reference frequency, but some graphic controllers cannot run as slow as  $f_{(REF)}$ . This bit, when set, allows the MCLK to be used as an alternative frequency.

**Timeout Interval** — The Timeout Interval is normally defined as in *Table 17: AC Characteristics* on page 189. It is derived from the MCLK VCO, and if this VCO is programmed to certain extremes, the timeout may be too short. If this control bit is set, the Timeout Interval is doubled.

**RAMDAC Reset** — This control bit, when set, will cause the ICD2062B to issue a RAMDAC reset sequence, which is required by some specific RAMDACs (such as the Bt457/458). For more specifics on this operation, refer to the Section *Internal RESET Sequence* on page 181. NOTE: This operation will only take place the first time this bit is set.



**Duty Cycle Adjust** — This control bit causes a 1 ns decrease in the output waveform high time. The default is no adjustment. In situations in which the capacitive load is beyond device specifications, or where the Threshold Voltage  $V_{TH}$  is to be changed from CMOS to TTL levels, this adjustment can sometimes bring the output closer to 50% duty cycle.

**VCLKOUT Pad** — This control bit determines whether the VCLKOUT Pad is at ECL or TTL levels. The default is ECL levels. When in TTL mode, the VCLKOUT Pad is nonfunctional, and remains 3-stated.

**P Counter Prescale** (REG0, REG1, REG2) — These control bits determine whether or not to prescale the P Counter value, which allows "fine tuning" the output frequency of the respective register. Prescaling is explained in more detail elsewhere in this Datasheet.

#### **Divide Register Definition**

The output signals LDA, LDA/2, LDA/4, and LDC are all a function of the VCLK VCO value divided by the division factor stored in the Divide Register (DIVREG). The maximum LDA & LDC output is 100 MHz.

**Table 5: DIVREG Division Factors** 

D2	D1	D0	Division Factor	Clock Low (cycles)	Clock High (cycles)	Device Version
1	0	X	÷1	1/2	1/2	A & B
1	1	X	÷2	1	1	A & B
0	0	0	÷3	1	2	В
0	0	1	÷4	2	2	B <sup>a</sup>
0	1	0	÷5	2	3	В
0	1	1	÷8	4	4	В

a. Default on power-up

V2.6 (11/15/93) ICD2062B 169



#### **Register Initialization**

The ICD2062B Clock Synthesizer has several of its registers in a known state upon power-up. This is implemented by the Power-On initialization circuitry. Three pixel clock registers are initialized based on the state of the INIT1 and INIT0 pins at power-up. Also, the Memory Clock is initialized based on the INIT pins.

The Power-On Reset function operates transparently to the video subsystem. It performs its initialization function and is cleared before the system Power-On Reset permits the system to begin its boot process. The INIT pins must ramp up with VDD if a 1 on either of these pins is desired. They are internally pulled down, and so will default to 0 if left unconnected.

The various registers are initialized as follows:

**Table 6: Register Initialization** 

INIT1 INIT0	MREG	REG0	REG1	REG2	
11/11/1	111110	(Frequencies in MHz)			
0	0	32.500	25.175	28.322	28.322
0	1	40.000	25.175	28.322	28.322
1	0	50.350	110.000	135.000	165.000
1	1	56.644	110.000	135.000	185.000



## **Serial Programming Architecture**

The ICD2062B programming scheme is simple, yet impenetrable to accidental access. Because the only common denominator between most VGA and 8514 controllers is a few clock select pins, these have to perform the dual function of clock selection and serial programming. The Serial Program Block (See *Fig. 1: ICD2062B Block Diagram* on page 159) contains several components: a Serial Unlock Decoder (containing the Unlocking Mechanism and Manchester Decoder), a Watchdog Timer, the Serial Data Register (Serial Reg) and a Demultiplexer to the Register File.




Fig. 4: Serial Program Block Diagram — Detail

#### **Unlocking Mechanism**

The Unlocking Mechanism watches for an initial break sequence detailed in the following timing diagram:




Fig. 5: Unlock Sequence

The initial unlock sequence consists of at least five low-to-high transitions of CLK with DATA high, followed immediately by a single low-to-high transition of CLK with DATA low. Following this unlock sequence, the encoded serial data is clocked into the Serial Data Register.

V2.6 (11/15/93) ICD2062B 171



#### **Watchdog Timer**

Following any transition of CLK or DATA, the Watchdog Timer is reset and begins counting. Throughout the entire programming process, the Watchdog Timer ensures that there is a transition on clock or data within the timeout specification (of 2 msec — see *Table 17: AC Characteristics* on page 189). If a timeout does occur, the Lock Mechanism is rearmed and the current data in the Serial Data Register is lost.

Since the VCLK registers are selected by the SEL0 or SEL1 bits, and since any change in their state may affect the resultant output frequency, new data input on the Selection Bits is only permitted to pass through to the Decode Logic after the Watchdog Timer has timed out. This delay of SEL0 or SEL1 data permits a serial program cycle to take place without affecting the current register selection. The process of serial programming has no effect on the performance of the graphics subsystem. [Note that there is a latency amounting to the duration of the Watchdog Timer before any new VCLK register selections take effect.]

#### **The Serial Data Register**

Serial data is clocked into the Serial Data Register in the following order:




Fig. 6: Serial Data Timing

The serial data is sent using a modified Manchester encoded data format. This is defined as follows:

- 1 An individual data bit is sampled on the rising edge of CLK.
- 2 The complement of the data bit must be sampled on the previous falling edge of CLK.
- 3 The Setup and Hold Time requirements must be met on both CLK edges.
- 4 The unlock sequence, start, and stop bits are not Manchester encoded.

For specifics on timing, see Fig. 18: Serial Programming Timing on page 193.

The bits are shifted in this order: a start bit, 21 data bits, 3 address bits (which designate the desired register), and a stop bit (which also functions as a load strobe to transfer the data from the Serial Reg into the desired register). For the VCO registers (REG0, REG1, REG2, MREG), the data is made up of 4 fields: D[20:17] = Index; D[16:10] = P'; D[9:7] = Mux; D[6:0] = Q'. [Refer to *Programming the ICD2062B* on page 174 for more details on the VCO data word.] For the other registers having fewer



than 21 bits (DIVREG, CNTL Reg), the upper bits are used (starting with the MSB). A total of 24 bits must always be loaded into the Serial Data Register (or an error is issued). Undefined bits should be set to zero to maintain software compatibility with future enhancements.

Following the entry of the last address bit, a stop bit or Load command is issued by bringing DATA high and toggling CLK high-to-low and low-to-high. The Unlocking Mechanism then automatically rearms itself following the load. Only when the Watchdog Timer has timed out are the SEL0 & SEL1 pins permitted to return to their normal clock select function.

Note that the Serial Data Register (Serial Reg) which receives the address and data bits is exactly the correct length to accept the data being sent. The stop bit is used as a load command which passes the Serial Reg contents on to the register file location indicated by the address bits. If a stop bit is not received after the Serial Reg has been filled, but rather more valid encoded data is received, then all of the received serial data is ignored, the Unlocking Mechanism rearmed, and an error issued. The device counts the serial data clock edges to know exactly when the Serial Buffer is full, and thus to know which bit is the stop bit. Following the stop bit, the Unlocking Mechanism rearms itself. If corrupt data is detected (i.e., incorrectly Manchester-encoded data), then the Unlocking Mechanism is rearmed, the Serial Counter reset, all received data ignored, and ERROUT is asserted.

#### **ERROUT** Operation

The ERROUT signal is used to announce when a program error has been detected internally by the ICD2062B. The signal remains low until the next unlock sequence.

The following circuit shows the basic mechanism used to detect erroneous serial data:




Fig. 7: Modified Manchester Decoder Circuit

The ERROUT signal is invoked for any of the following error conditions: incorrect start bit; incorrect Manchester encoding; incorrect length of data word; incorrect stop bit.

NOTE: If there is no input pin available on the target VGA controller chip to monitor ERROUT, a software routine which counts VSYNC pulses to measure output frequency may be used as a determination of programming success.

V2.6 (11/15/93) ICD2062B 173



### **Programming the ICD2062B**

The desired output frequency is defined via a serial interface, with a 21-bit number shifted in. The ICD2062B has two programmable oscillators, requiring a 21-bit programming word (W) to be loaded into each channel's respective registers independently. This word contains 4 fields:

Table 7: Programming Word Bit Fields

Field # of Bits Notes

Field	# of Bits	Notes
Index (I)	4	MSB (Most Significant Bits)
P Counter value (P')	7	
Mux (M)	3	
Q Counter Value (Q')	7	LSB (Least Significant Bits)

The frequency of the programmable oscillator  $f_{(VCO)}$  is determined by these fields as follows:

$$P' = P - 3$$
  $Q' = Q - 2$ 

$$f_{(VCO)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

where  $f_{(REF)}$  = Reference frequency (between 1 MHz – 60 MHz; typically 14.31818 MHz).

NOTE: If a reference frequency other than 14.31818 MHz is used, then the initially loaded ROM frequencies will not be correct.



The value of  $f_{(VCO)}$  must remain between a minimum and maximum frequency. These limits vary depending on the clock (MCLK or VCLK). See *Table 10: Programming Constraints* on page 177 for the actual boundary frequencies in each case. For output frequencies below the minimum,  $f_{(VCO)}$  must be brought into range. To accomplish this, a post-VCO Divisor is selected by setting the values of the Mux field (M) as follows:

Table 8: Post-VCO Divisor

M	Divisor
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

The Index field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from *Table 9: Index Field (I)* on page 176. (Note that this table is referenced to the VCO frequency,  $f_{(VCO)}$ , rather than to the desired output frequency.) Note that VCLK may be shut off, but that MCLK must be left running. When the Index Field is programmed to 1111, VCLK is turned off and both channels run from the same MCLK VCO.

When the Index Field is set to 1111, VCLK is turned off and both channels run from the same MCLK VCO. To reduce jitter, one doesn't want the two VCOs to run at integral multiples of each other; therefore, if one does want the clocks to run at  $2^n$  (n = 0, 1, 2 .. 7) multiples of each other, this is done by turning off the VCLK VCO and multiplexing the MCLK VCO over to VCLKOUT, dividing down to the desired frequency. This will significantly reduce heterodyne jitter.

Table 9: Index Field (I)

I	VCLK f <sub>VCO</sub> (MHz)	MCLK f <sub>VCO</sub> (MHz)
0000	65.0 – 70.7	• Reserved •
0001	70.7 – 77.8	52.0 - 55.0
0010	77.8 – 85.6	55.0 - 60.0
0011	85.6 – 88.0	60.0 - 68.0
0100	88.0 – 94.2	68.0 – 70.0
0101	94.2 – 96.8	70.0 – 75.0
0110	96.8 – 106.5	75.0 – 80.0
0111	106.5 – 111.7	80.0 - 84.5
1000	111.7 – 117.2	84.5 – 90.0
1001	117.2 – 122.8	90.0 – 95.0
1010	122.8 – 135.1	95.0 – 100.0
1011	135.1 – 148.6	100.0 – 104.0
1100	148.6 – 160.0	104.0 - 110.0
1101	160.0 – 165.0	110.0 – 120.0
1110	Turn off VCLK	110.0 – 120.0
1111	Mux MCLK > VCLK	110.0 – 120.0

If the desired VCO frequency lies on a boundary in the table — in other words, if it is exactly the upper limit of one entry and the lower limit of the next — then either index value may be used (since both limits are tested), but we recommend using the higher one.

To assist with these calculations, IC DESIGNS provides *BitCalc* (Part #ICD/BCALC), a Windows<sup>™</sup> program which automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers. For Macintosh or DOS environments, please ask about availability. Please specify disk size (5" or 3") when ordering *BitCalc*.



### **Programming Constraints**

There are five primary programming constraints the user must be aware of:

**Parameter** Maximum Minimum 60 MHz 1 MHz f<sub>(REF)</sub>  $f_{(REF)} \div Q$ 200 KHz 1 MHz VCLK: 65 MHz VCLK: 165 MHz  $\mathbf{f}_{(\mathbf{VCO})}$ MCLK: 52 MHz MCLK: 120 MHz 3 129 Q P 4 130

**Table 10: Programming Constraints** 

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed here for completeness' sake; however, by using the aforementioned *BitCalc* program, these constraints become transparent.

### Programming Example — Prescaling = 2 (default)

The following is an example of the calculations BitCalc performs:

For the ICD2062B, derive the proper programming word for a 39.5 MHz VCLK output frequency, using 14.31818 MHz as the reference frequency:

Since 39.5 MHz < 52 MHz, double it to 79.0 MHz. Set M to 001. Set I to 0010. The result:

$$f_{(VCO)} = 79.0 = (2 \times 14.31818 \times \frac{P}{Q})$$
  
 $\frac{P}{Q} = 2.7857$ 

Several choices of P and Q are available:

Table 11: P & Q Value Pairs

P	Q	f <sub>VCO</sub> (MHz)	Error ( ppm )
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419



Choose (P, Q) = (80,29) for best accuracy (40 ppm).

Therefore:

$$P' = P-3 = 80-3 = 77 = 1001101$$
 (4dH)  
 $Q' = Q-2 = 29-2 = 27 = 0011011$  (1bH)

and the full programming word, W, is:

$$W = I, P', M, Q' = 0010,1001101,001,0011011 = 001010011010010011011 (05349bH)$$

The programming word W is then sent as a serial bit stream, LSB first. Appropriate address bits and start & stop bits must also be included as defined in the section *Serial Programming Architecture* on page 171.

### **Programming Example — Prescaling = 4**

Assume the desired VCLKOUT frequency is 100 MHz. The table below compares the results of using the default prescaling value of 2 and the optional prescaling value of 4:

 Prescale
 Actual Frequency (MHz)
 P
 Q
 Error (ppm)

 2
 99.84028
 129
 37
 1600

 4
 99.99998
 110
 63
 0

**Table 12: Prescale Values** 

But this precision has its price, namely that the user now has to set and reset the Prescale Bits PS0–2 (corresponding to REG0–2) — which involves loading a Control Word (taking care to preserve the current values of the other Control Bits) — before the VCO Program Word can be loaded. Once the appropriate Prescale Bits are set, then frequency programming can proceed as before, unless and until it is desired to program a new frequency without prescaling, at which point a new Control Word must first be loaded with the proper bits set, and observing the precautions noted above.

To summarize, the sequence is:

- 1.Set the Prescale Bits (load a Control Word)
- 2.Program the VCO (load a Program Word)

Note: Care must be taken not to change the Prescale Bit of the currently active register: the results will be unpredictable at best, and it could cause the VCO to go out of lock.



### RAMDAC/VRAM Interface

### Interfacing to the RAMDAC

The figure below shows how to interface the ICD2062B to a RAMDAC. The part should be located as close to the RAMDAC as possible. Termination resistors are needed on the VCLKOUT outputs, and should be located as close as possible to the RAMDAC. For specific information, please refer to the IC DESIGNS Application Note *ECL Outputs* on page 289.




Fig. 8: ICD2062B to RAMDAC Interface Example

The ICD2062B may drive the CLOCK inputs of up to four RAMDACs, if they are located physically adjacent to each other. In this case, only 2 sets of termination resistors should be used, and these should be located nearest the farthest RAMDAC from the ICD2062B.

### Typical ICD2062B Usage

The DIVREG Register holds the divisor, which can be 1, 2, 3, 4, 5 or 8, by which the pixel clock is divided to generate the load signals: LDA, LDA/2 and LDA/4.

The ENABLE input is synchronized internally to LDA; it may be used to start and stop the LDC output synchronously. When ENABLE is low, LDC is held low. When ENABLE is high, then LDC will be free-running and in phase with LDA. This allows the video DRAM shift registers to be non-clocked during the retrace intervals.

NOTE: For fanouts > 4. LDC needs to be buffered.




Fig. 9: ICD2062B Typical Interface Circuit




Fig. 10: Timing Diagram for Interface Circuit



### **Internal RESET Sequence**

The internal RESET signal allows the ICD2062B to set the RAMDAC pipeline delay to a specific cycle count, depending on the RAMDAC. Reset takes place the first time the CNTL Register's Reset Bit is set. Following the rising edge of LDA/4 after the Reset Bit is set, the VCLKOUT and VCLKOUT outputs are stopped high and low, respectively; at the next rising edge of LDA/4, these outputs are again allowed to be free-running. The figure below shows the operation of the internal RESET signal:




Fig. 11: Internal RESET Timing



### **Power Management Issues**

### **Estimating Total Current Drain**

Actual current drain is a function of frequency and of circuit loading. The operating current of a given output is given by the equation:  $I = C \cdot V \cdot f$ , where:

I = current,

C = load capacitance (max. 25pF),

V = output voltage (usually 5V for TTL pads, 1.5V for ECL pads), and

f = output frequency (in MHz).

To calculate total operating current, sum the following:

```
MCLKOUT
                                     C \cdot V \cdot f_{(MCLKOUT)}
                                     C \cdot V \cdot f_{(VCLKOUT)}; (ECL pad, V = 1.5V)
VCLKOUT
VCLKOUT
                                     C \cdot V \cdot f_{(VCLKOUT)}; (ECL pad, V = 1.5V)
                                      C \bullet V \bullet f_{(LDA)}
LDA
                        \Rightarrow
                                      C \bullet V \bullet f_{(LDA/2)}
LDA/2
                        \Rightarrow
LDA/4
                        \Rightarrow
                                      C • V • f<sub>(LDA/4)</sub>
                                      C \bullet V \bullet f_{(LDC)}
LDC
                        \Rightarrow
                                      12 mA
Internal
```

This gives an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on package type.

Typical values:

**Table 13: Typical Current Drain Values** 

Frequency	<b>Capacitive Load</b>	Current ( mA )
low	low	15
high	low	50
high	high	100



### **Circuit Operation**

### **Circuit Description**

The ICD2062B is designed to use an inexpensive TTL crystal and to generate the high-frequency ECL clock signals required by RAMDACs. The VCLKOUT and VCLKOUT signals interface directly with the RAMDAC CLOCK and CLOCK inputs. Output levels of the complementary ECL pads are compatible with 10 KH ECL circuitry operating from a single +5V power supply.




Fig. 12: Phase-Locked Loop Oscillator

Each oscillator block is a classical phase-locked loop connected as shown above. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO either to go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up and down movement of the variable frequency will quickly lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.

### Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.



Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCOs and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be acceptable for graphic designs.

### **Frequency Range**

The frequency ranges for the video and memory clock outputs are as follows:

VCLKOUT: 508 KHz - 185 MHz

MCLKOUT: 508 KHz - 120 MHz

### **Output Disable**

When the OUTDIS pin is asserted (active low), all the output pins except XTAL OUT and ERROUT enter a high impedance mode, to support automated board testing.



### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. For optimum noise immunity, it is highly recommended that the ICD2062B be used with a voltage regulator or Zener diode attached to the AVDD line. A less expensive (and less effective) alternative is to utilize an RC power filter as follows: the analog power pin (AVDD) is bypassed to ground with a  $0.1\mu F$  multilayer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Refer to IC DESIGNS Application Note *Power Feed and Board Layout Issues* on page 281 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the IC DESIGNS in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies. When designing with this device, it is best to locate the ICD2062B closest to the device requiring the highest frequency.

#### **FCC & Noise issues**

A conscious design effort was made to achieve the optimum rise & fall times at the output pads in order to produce acceptable signals at the clock destinations when operating at high frequencies. Unfortunately, the production of the squarest possible square waves can lead to the generation of high-energy odd harmonics, which can result in extraneous emissions.

For techniques on how to design with this device while taking FCC emission issues into consideration, please refer to the IC DESIGNS Application Note *Minimizing Radio Frequency Emissions* on page 285.

### **ECL Design Issues**

Please refer to the IC DESIGNS Application Note ECL Outputs on page 289.

#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements with their output oscillator pins placed on opposite sides of the die. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate power and ground buses for the analog and digital circuitry are used.



### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2062B is inherently stable over temperature, voltage and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2062B, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.



# **Ordering Information**

**Table 14: Order Codes** 

Part Number	Package Type	Temperature Range	<b>Speed Options</b>
ICD2062B	S = 20-Pin SOIC DIP	$C = Commercial^a$	–1: 135 MHz
			–2: 165 MHz

a. 0°C to +70°C

Example: order ICD2062BSC-2 for the ICD2062B, 20-pin plastic SOIC, commercial temperature range device with a top Video Clock frequency range of 165 MHz.



## **Device Specifications**

#### **Electrical Data**

**Table 15: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$ & $AV_{\mathrm{DD}}$	& AV <sub>DD</sub> Supply voltage relative to GND		7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
T <sub>SOL</sub> Max soldering temperature (10 sec)			+260	°C
$\mathrm{T}_{\mathrm{J}}$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		790 / 1050	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 16: DC Characteristics** 

Name	Description	Min	Тур	Max	Units	Conditions
$V_{IH}$	High-level input voltage 2.0				Volts	
$V_{IL}$	Low-level input voltage			0.8	Volts	
$V_{OH(ECL)}$	ECL High-level output <sup>a</sup>	$V_{DD} - 1.0$		$V_{DD} - 0.8$	Volts	
V <sub>OL(ECL)</sub>	ECL Low-level output	$V_{\rm DD}-2.0$		$V_{DD} - 1.6$	Volts	
$V_{OH(TTL)}$	TTL High-level output <sup>b</sup>	2.4			Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL(TTL)}$	TTL Low-level output			0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current			150	μΑ	$V_{IH} = 5.25V$
$I_{IL}$	Input low current			-250	μΑ	$V_{IL} = 0V$
$I_{OZ}$	Output leakage current			10	μΑ	(3-state)
$I_{\mathrm{DD}}$	Power supply current	15		150 / 200	mA	A/B
$I_{DD-TYP}$	Power supply current (typical)		45		mA	@ 60 MHz
$C_{OUT(ECL)}$	ECL Output Capacitance			10	pF	

a. ECL outputs: VCLKOUT, VCLKOUT

b. TTL outputs: MCLKOUT, LDA, LDA/2, LDA/4, LDC, ERROUT



**Table 17: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value (Note: for references of other than 14.31818 MHz, the pre-loaded ROM frequencies will not be accurate.)	1	14.318	60	MHz
t <sub>(REF)</sub>	reference clock period	$1 \div f_{(REF)}$	16.6		1000	ns
t <sub>1</sub>	input duty cycle	Duty cycle for the input oscillator defined as $t_1 \div t_{(REF)}$	25%	50%	75%	
t <sub>2</sub>	output clock	Output oscillator values – ECL –	6.1 165 MHz		1970 508 KHz	ns
2	periods	– TTL –	8.3 120 MHz		1970 508 KHz	
t <sub>3</sub>	output duty cycle	Duty cycle for the output oscillators (NOTE: for non-ECL outputs, the duty cycle is measured at CMOS threshold levels. At 5V, $V_{TH} = 2.5V$ .)	40%		60%	
t <sub>4</sub>	rise times	Rise time for the output oscillators into a 25pF load			3	ns
t <sub>5</sub>	fall times	Fall time for the output oscillators into a 25pF load			3	ns
t <sub>skew-ECL</sub>		Skew between the VCLKOUT complementary outputs			1	ns
$t_{freq1}$	freq1 output	Old frequency output				
$t_{freq2}$	freq2 output	New frequency output				
$t_A$	f <sub>(REF)</sub> mux time	Time clock output remains high while output muxes to reference frequency	$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	
t <sub>timeout</sub>	timeout interval	Internal interval for serial programming and for VCO changes to settle. If the interval is too short, see the timeout interval section in the control register definition.	2	5	10	msec
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains high while output muxes to new frequency value	$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	
t <sub>6</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion	0		12	ns
t <sub>7</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high	0		12	ns



**Table 17: AC Characteristics (Continued)** 

Symbol	Name	Description	Min	Тур	Max	Units
Load Clock t <sub>LD</sub> period		Maximum LDA & LDC period	10			ns
t <sub>SKEW-LDA</sub>		VCLKOUT to LDA output skew	2		6	ns
t <sub>SKEW-LDA</sub> /2		LDA to LDA/2 output skew	0	1	2	ns
t <sub>SKEW-LDA</sub>	I	LDA to LDA/4 output skew	0	1	2	ns
t <sub>SKEW-LDC</sub>	;	LDA to LDC output skew	0	1	2	ns
t <sub>EN-SU</sub>		ENABLE setup time to LDA	12			ns
t <sub>EN-HD</sub>		ENABLE hold time to LDA	0			ns
t <sub>serclk</sub>		Clock period of serial clock	$2 \cdot t_{(REF)}$		2	msec
t <sub>HI</sub>		Minimum high time of serial clock	$t_{(REF)}$			ns
$t_{LO}$		Minimum low time of serial clock	$t_{(REF)}$			ns
$t_{ m SU}$		Setup time	20			ns
t <sub>HD</sub>		Hold time	10			ns
t <sub>ldcmd</sub>		Load command	0		$t_1 + 30$	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



### **Timing Diagrams**

Fig. 13: Rise and Fall Times





Fig. 14: 3-State Timing






Fig. 15: Selection Timing








Fig. 17: RAMDAC / VRAM Interface Timing





Fig. 18: Serial Programming Timing





# **Revision History / Credits**

V2.6 (11/15/93) — Final Release Version



### **ICD2063**

### **Programmable Graphics Clock Generator**

3.3V/5V Single-Chip Dual Programmable Oscillator Handles All Frequency Requirements of Popular Graphics Chip Sets

- 2nd Generation Dual Oscillator Graphics Clock Generator
- Compatible with the ICD2061A
- 2 Independent Clock Outputs: VCLK Output —
   390 KHz – 135 MHz (100 MHz — 3.3V)
   MCLK Output —
   312 KHz – 100 MHz

(80 MHz - 3.3V)

- Individually Programmable Oscillators Using a Highly Reliable Manchester-Encoded 21-Bit Serial Data Word
- 2-Pin Serial Programming Interface Allows Direct Connection to most Graphics Chip Sets with no External Hardware Required
- 2 Advanced Power-Down Capabilities
- 3-State Oscillator Control Disables Outputs for Test Purposes
- Phase-Locked Loop Oscillator Input Derived from Single 14.31818 MHz Crystal
- 3.3V & 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 16-Pin SOIC Package Configuration




Fig. 1: ICD2063 Block Diagram

Mixed Voltage Interfaces



#### Frequency Transition Options 221 **Contents Smooth Transition Option** Introduction 198 MUXREF Option ICD2063 Changes from the ICD2061A Case 1: MCLK PLL Transition -Reprogramming of the Active **Pin & Signal Descriptions** 200 Register Case 2: VCLK PLL Transition — **Register Definitions** 202 Reprogramming of the Active Register Register File Case 3: MCLK PLL Transition --Power-On Reset, RESET and Register Changing Register Selects Initialization Case 4: VCLK PLL Transition -Register Selection **Changing Register Selects VCLKOUT** Case 5: VCLK & MCLK PLL Transition — **MCLKOUT** Changing Register Selects Control Register Definition **General Considerations** 225 Serial Programming Operation with the ICD2029 **Architecture** 206 Phase-Locked Loop Circuit Description Unlocking Mechanism Stability and "Bit-Jitter" Watchdog Timer Frequency Range The Serial Data Register **Output Disable ERROUT** Operation External Clock Input (Feature Connector **Programming the ICD2063** 210 Compatibility) **Programming Constraints** XBUF — Buffered Crystal Reference Programming Example Output Option Prescaling Example PC Board Routing Issues Extended VCLK Frequency Precision FCC & Noise Issues **Power Management Issues** 215 Minimized Parasitic Problems Power-Down Mode 1 Temperature and Process Sensitivity Power-Down Mode 2 Ordering Information 229 The PWRDWN Pin **Device Specifications** 230 **Estimating Total Current Drain Electrical Data** 3.3 Volt & 5 Volt Issues 218 **Timing Diagrams** VDD & AVDD

**Revision History / Credits** 

237

# IC DESIGNS

Figures	AND STREET OF STREET OF STREET	Tables	2000
1: ICD2063 Block Diagram	195	1: Signal Descriptions	200
2: Pin Descriptions	200	2: Register Addressing	202
3: Control Register 4: Serial Program Block	205	3: Register Initialization ROM	203
Diagram — Detail 5: Unlock Sequence	206 206	4: VCLKOUT Selection	203
6: Serial Data Timing 7: Modified Manchester	207	5: MCLKOUT Selection (Memory Select Mode)	204
Decoder Circuit 8: Effect of Supply Voltage	209	6: MCLKOUT Selection (Reset Mode)	204
Change to Clock Output 9: Frequency Transition	219	7: Programming Word Bit Fields	210
Smooth Mode: Normal Operation 10: Frequency Transition	221	8: VCO Frequency Ranges	210
Smooth Mode: Post-Divide	)	9: Post-VCO Divider (M)	211
'M' Values Differ	222	10: Mode Field	211
11: Smooth Frequency Transition Example	223	11: Possible P & Q Values	213
12: Cascading the ICD2063 &		12: Effect of Prescaling	214
the ICD2029	225	13: PWRDWN Register	215
13: Phase-Locked Loop Oscillator	226	Programming 14: Typical Current Drain	213
14: Rise and Fall Times	233	Values	217
15: 3-StateTiming	233	15: ICD2063 Driving other	
16: Active MCLK & VCLK		Devices	219
Register Programming Timing (MUXREF Mode)	234	16: Other Devices Driving ICD2063	220
<ol> <li>Selection Timing (MUXREF Mode)</li> </ol>	234	17: Frequency Ranges	226
18: VCLK & MCLK Selection		18: Configuration Options	229
Timing (Concurrent		19: Order Codes	229
Change)	235	20: Maximum Ratings	230
19: Soft Power-Down Timing	236	21: DC Characteristics	230
20: Serial Programming Timing	236	22: AC Characteristics	231
VI 0 (44/45/00)	101	D2043	107

V1.2 (11/15/93) ICD2063 197



### Introduction

The ICD2063 Dual Programmable Graphics Clock Generator features a fully programmable set of clock oscillators which can handle all frequency requirements of most graphics systems. The ICD2063 offers the selection ease of ROM-based clock chips, while also offering the versatility of serial programmed frequency synthesizers. It features both 3.3V & 5V operation with advanced power-down capabilities, making it ideally suited for the portable computer market. The ICD2063 has extended frequency range and improved voltage/temperature stability when compared to first-generation frequency synthesizers.

The ICD2063 Dual Programmable Graphics Clock Generator offers 2 fully user-programmable phase-locked loops in a single package. The outputs may be changed "on the fly" to any desired frequency value between limits which depend on selected modes and operating voltage. The ICD2063 is ideally suited for any design where multiple or varying frequencies are required, replacing more expensive metal can oscillators or less functional ROM-based clock synthesizers.

While primarily designed for the graphics subsystem market, the programming versatility of the ICD2063 makes it ideal wherever two variable, yet highly accurate, clock sources are required.



### ICD2063 Changes from the ICD2061A


The ICD2063 revision of the ICD2061A is a complete mask redesign which includes many feature enhancements. The following major modifications have been implemented:

- 3.3V Operation The ICD2063 supports 3.3V operation in addition to 5V operation.
- Expanded Register Set There are now 4 Video Registers and 2 Memory Registers. This allows better support for Windows NT drivers.
- Expanded VCO range The upper frequency limit has been increased to 135 MHz.
- No Index Field Required The Serial Word now treats the Index Field (Mode Field) as a "Don't Care" bit region, for complete software compatibility with the ICD2061A.
- **Buffered Crystal Output** (Optional) XBUF Output may be specified, replacing the ERROUT signal.
- Smooth Frequency Transition the two phase-locked loops now transition smoothly from one frequency to another.
- No MUXREF Required The necessity for the MUXREF procedure has been eliminated
  by the smooth frequency transition. For compatibility with the ICD2061A, there is an option
  which multiplexes a known output during frequency transitions. New to the ICD2063 is that
  the VCLK VCO is muxed to the MCLK output. See MUXREF Option on page 223 for
  details.
- Virtually Infinite Frequency Resolution The MCLK Phase-Locked Loop Output can be multiplexed to the VCLK PLL Reference Input, thus enabling virtually infinite frequency resolution, at the expense of slightly higher jitter specification. See *Extended VCLK Frequency Precision* on page 214
- Reduced Register Initialization ROM The former INIT2 pin now selects between the 2 memory registers MREG0 & MREG1.
- Hardware Reset (Optional) A hardware reset is available as an option, replacing the memory selection signal.
- Cascade Option with ICD2029 This is the most comprehensive clock solution for portable computers available today.



## **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin#	Signal	Function
1	SEL0/CLK	Bit 0 (LSB) of frequency select logic, used to select oscillator frequencies. Clock Input in serial programming mode. (Internal pull-down allows no-connect.)
2	SEL1/DATA	Bit 1 of frequency select logic, used to select oscillator frequencies. Data Input in serial programming mode. (Internal pull-down allows no-connect.)
3	AVDD	+5V or 3.3V to Analog Core
4	OUTDIS	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pullup allows no-connect.)
5	GND	Ground
6	XTAL IN	Input Reference Oscillator for all Phase-Locked Loops (nominally 14.31818 MHz). An optional PC System Bus Clock signal may be used as input if available. (For more specifics on crystal requirements, please refer to the IC DESIGNS Application Note <i>Externally Driven Crystal Oscillator</i> on page 295.)
7	XTAL OUT	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note <i>Crystal Oscillator Topics</i> on page 292. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)



**Table 1: Signal Descriptions (Continued)** 

Pin #	Signal	Function
8	MCLKOUT	Memory Clock output
9	VCLKOUT	Video Clock output
10	ERROUT/ XBUF	Error Output: a low signals an error in the Serial Programming Word –OR–Buffered Crystal Reference Output (selectable via configuration option)
11	FEATCLK	External clock input (Feature Clock) (Internal pull-up allows no-connect.)
12	INIT	Selects state of initialization ROM during power-up. See <i>Table 3: Register Initialization ROM</i> on page 203. (This pin has no internal pull-up or pull-down: it must be tied high or low externally.)
13	VDD	+5V or 3.3V to I/O Ring
14	SELM/RESET	Selectable via configuration option: SELM — Selects 1 of 2 Memory Clock Output (MCLKOUT) frequencies (See Register Selection subsection MCLKOUT on page 204.) RESET — Hardware RESET control signal (See Power-On Reset, RESET and Register Initialization on page 202.)
15	INTCLK	Selects the Feature Clock external clock input as VCLKOUT output. (Internal pull-up allows no-connect.) (See <i>Table 4: VCLKOUT Selection</i> on page 203.)
16	PWRDWN	Power-down pin (active low) (Internal pull-up allows no-connect if power-down operation not required. See <i>Power Management Issues</i> on page 215 for specific details concerning the use of this pin.)

V1.2 (11/15/93) ICD2063 201



## **Register Definitions**

### **Register File**

The Register File consists of the following registers and their respective addresses in the Serial Data Register:

**A2 A1**  $\mathbf{A0}$ Register Usage 0 0 0 25.175 MHz Fixed Video Clock Frequency 0 1 28.322 MHz Fixed Video Clock Frequency 0 1 0 VREG0 Programmable Video Clock Register 0 0 1 1 MREG0 Programmable Memory Clock Register 0 **PWRDWN** 0 0 1 Divisor for Power-Down mode VREG1 0 1 Programmable Video Clock Register 1 1 1 0 **CNTL** Control Register 1 1 1 MREG1 Programmable Memory Clock Register 1

**Table 2: Register Addressing** 

All register values are preserved in power-down mode.

### Power-On Reset, RESET and Register Initialization

The ICD2063 Clock Synthesizer initializes all of its registers to a known state upon power-up. This is implemented by the Power-On initialization circuitry. Two Video Clock registers and two Memory Clock registers are initialized based on the state of the INIT pin at power-up.

The Power-On Reset Function operates transparently to the video subsystem. It performs its initialization function and is cleared before the system Power-On Reset permits the system to begin its boot process. The INIT pin must be strapped to VDD or GND.

If the RESET option on pin 14 is chosen, then this pin, when pulled low, forces the equivalent of a Power-On Reset operation: the registers are reloaded with the contents of the initialization ROM (depending on the state of the INIT pin).



The various registers are initialized as follows:

**Table 3: Register Initialization ROM** 

INIT Pin	25.175	28.322	VREG0	VREG1	MREG0	MREG1
114111111		(Frequencies in MHz)				
0	25.175	28.322	36.000	44.900	40.000	40.000
1	25.175	28.322	40.000	65.000	45.000	45.000

### **Register Selection**

#### **VCLKOUT**

The Video Clock output is controlled not only by the SEL0, SEL1 and INTCLK pins, but also by the PWRDWN and OUTDIS signals. Additionally, the Clock Synthesizer may be multiplexed with an external frequency input (FEATCLK) which corresponds to the IBM VGA Feature Clock standard. The table below shows the VCLKOUT selection criteria:

**Table 4: VCLKOUT Selection** 

OUTDIS	PWRDWN	INTCLK	SEL1	SEL0	VCLKOUT
0	Х	X	X	X	High-Z
1	0	X	X	X	Forced Low
1	1	X	0	0	25.175 MHz
1	1	X	0	1	28.322 MHz
1	1	0	1	0	FEATCLK
1	1	1	1	0	VREG0
1	1	X	1	1	VREG1

The Clock Select pins SEL0 & SEL1 have a dual purpose. When these pins are performing serial download, the VCLKOUT signal remains unchanged (unless the currently selected register is the one being programmed). When the pins SEL0 & SEL1 are functioning as register selects, a timeout interval is required to determine whether the user desires register selection or serial programming. At the end of the timeout interval — and if serial programming was not started — new register selection occurs, at which point the frequency changes to the new value. See the section Serial Programming Architecture on page 206 for selection & transition details.

V1.2 (11/15/93) ICD2063 203



#### **MCLKOUT**

The Memory Clock output (MCLKOUT) is selected by PWRDWN, OUTDIS and by — depending on which configuration is chosen — either the SELM input or the SEL0 & SEL1 inputs, as shown in the following two tables.

If the Memory Select option on pin 14 is chosen, then the SELM input is available to set MCLKOUT, and the decode is defined as follows:

**OUTDIS PWRDWN SELM** MCLKOUT 0 X X High-Z PWRDWN or low 1 0 X (depending on mode) 0 1 1 MREG0 1 1

1

MREG1

**Table 5: MCLKOUT Selection (Memory Select Mode)** 

If the RESET option is chosen, then MCLKOUT and VCLKOUT are both selected using the SEL0 & SEL1 pins (MREG1 can *only* be selected when VREG1 is selected):

<b>OUTDIS</b>	PWRDWN	INTCLK	SEL1	SEL0	VCLKOUT	MCLKOUT
0	X	X	X	X	High-Z	High-Z
1	0	X	X	X	Forced Low	PWRDWN or low (depending on mode)
1	1	X	0	0	25.175 MHz	MREG0
1	1	X	0	1	28.322 MHz	MREG0
1	1	0	1	0	FEATCLK	MREG0
1	1	1	1	0	VREG0	MREG0
1	1	X	1	1	VREG1	MREG1

**Table 6: MCLKOUT Selection (Reset Mode)** 

See the section Frequency Transition Options on page 221 for more specifics.



### **Control Register Definition**

The Control Register (CNTL) allows the user to adjust various internal options. Most of these options are for special cases, and should have no applicability to standard graphics usage. The register word is defined as follows:




Fig. 3: Control Register

**VCLK Reference** — This control bit determines whether the VCLK VCO uses  $f_{(REF)}$  or the MCLK output as a reference. Refer to *Extended VCLK Frequency Precision* on page 214 for more details.

**Split Supply Mode** — This control bit allows mixing 3.3V (AVDD) and 5V (VDD) supplies. The default is for both to be the same (5V or 3.3V). The alternative is: AVDD = 3.3V, VDD = 5V. See 3.3 Volt & 5 Volt Issues on page 218 for more details. The purpose is to maintain duty cycle at 50%.

**Timeout Interval** — The Timeout Interval is normally defined as in *Table 22: AC Characteristics* on page 231. It is derived from the MCLK VCO, and if this VCO is programmed to certain extremes, then the timeout may be too short. If this control bit is set, then the Timeout Interval is doubled.

**MUXREF (MUXREF Mode only)** — This control bit determines which clock is multiplexed to the VCLKOUT output during frequency changes. While the VCLK VCO changes to a different frequency, a known clock is multiplexed to the output. The default is to use  $f_{(REF)}$ , but some graphic controllers cannot run that slow. This bit, when set, allows MCLK to be used as an alternative frequency.

**Power-Down Mode** — This control bit determines which Power-Down Mode the PWRDWN pin will implement. The default (Power-Down Mode 1) forces the MCLKOUT signal to be a function of the PWRDWN register. Power-Down Mode 2 turns off the crystal oscillator and disables all outputs. There is a more detailed description in the section *Power Management Issues* on page 215.

**P Counter Prescale** (VREG0, VREG1, MREG0, MREG1) — These control bits determine whether or not to prescale the P Counter value, which allows "fine tuning" the output frequency of the respective register. Prescaling is explained in more detail in *Prescaling Example* on page 213.



## **Serial Programming Architecture**

The ICD2063 programming scheme is simple, yet impenetrable to accidental access. Because the only common denominator between most VGA and 8514 controllers is a few clock select pins, these have to perform the dual functions of clock selection and serial programming. The Serial Program Block (See *Fig. 1: ICD2063 Block Diagram* on page 195) contains several components: a Serial Unlock Decoder (containing the Unlocking Mechanism and Manchester Decoder), a Watchdog Timer, the Serial Data Register (Serial Reg) and a Demultiplexer to the Register File.




Fig. 4: Serial Program Block Diagram — Detail

### **Unlocking Mechanism**

The Unlocking Mechanism watches for an initial break sequence, detailed in the following timing diagram:




Fig. 5: Unlock Sequence

The initial unlock sequence consists of at least five low-to-high transitions of CLK with DATA high, followed immediately by a single low-to-high transition of CLK with DATA low. Following this unlock sequence, the encoded serial data is clocked into the Serial Data Register (Serial Reg).

NOTE: The ICD2063 may not be serially programmed when in Power-Down Mode.



### **Watchdog Timer**

Following any transition of CLK or DATA, the Watchdog Timer is reset and begins counting. Throughout the entire programming process, the Watchdog Timer ensures that there is a transition on clock or data within the timeout specification (of 2 msec — see *Table 22: AC Characteristics* on page 231). If a timeout does occur, the Lock Mechanism is rearmed and the current data in the Serial Data Register (Serial Reg) is ignored.

Since the VCLK registers are selected by the SEL0–SEL1 bits, and since any change in their state may affect the resultant output frequency, new data input on the Selection Bits is only permitted to pass through to the Decode Logic after the Watchdog Timer has timed out. This delay of SEL0 & SEL1 data permits a serial program cycle to take place without affecting the current register selection. The process of serial programming has no effect on the performance of the graphics subsystem. [Note that there is a latency amounting to the duration of the Watchdog Timer before any new register selections take effect.]

### The Serial Data Register

The serial data is clocked into the Serial Data Register (Serial Reg) in the following order:




Fig. 6: Serial Data Timing

The serial data is sent using a modified Manchester encoded data format. This is defined as follows:

- 1 An individual data bit is sampled on the rising edge of CLK.
- 2 The complement of the data bit must be sampled on the previous falling edge of CLK.
- 3 The Setup and Hold Time requirements must be met on both CLK edges.
- 4 The unlock sequence, start, and stop bits are not Manchester encoded.

For specifics on timing, see Fig. 20: Serial Programming Timing on page 236.



The bits are shifted in this order: a start bit, 21 data bits, 3 address bits (which designate the desired register), and a stop bit (which also functions as a load strobe to transfer the data from the Serial Reg into the desired register). For the VCO registers (VREG0–1, MREG0–1), the data is made up of 4 fields: D[21:18] = Mode (formerly Index); D[17:11] = P'; D[10:8] = Post-VCO Divider; D[7:1] = Q'. [See *Programming the ICD2063* on page 210 for more details on the VCO data word.] For the other registers with fewer than 21 bits (PWRDWN, CNTL), the upper bits are used (starting with the MSB). A total of 24 bits must always be loaded into the Serial Data Register (or an error is issued). Undefined bits should always be set to zero to maintain software compatibility with future enhancements.

Following the entry of the last data bit, a stop bit or load command is issued by bringing DATA high and toggling CLK high-to-low and low-to-high. The Unlocking Mechanism then automatically rearms itself following the load. Only when the Watchdog Timer has timed out are the SEL0–SEL1 Selection Pins permitted to return to their normal register select function.

Note that the Serial Data Register (Serial Reg) which receives the address and data bits is exactly the correct length to accept the data being sent. The stop bit is used as a load command which passes the Serial Reg contents on to the register file location indicated by the address bits. If a stop bit is not received after the Serial Data Register has been filled, but rather more valid encoded data is received, then all of the received serial data is ignored, the Unlocking Mechanism rearmed, and an error is issued. The device counts the serial data clock edges to know exactly when the Serial Buffer is full, and thus to know which bit is the stop bit. Following the stop bit, the Unlocking Mechanism rearms itself. If corrupt data is detected (i.e., incorrectly Manchester-encoded data), then the Unlocking Mechanism is rearmed, the Serial Counter reset, all received data ignored, and ERROUT is asserted.



### **ERROUT** Operation

The ERROUT signal is used to report when a program error has been detected internally by the ICD2063. The signal stays active until the next unlock sequence.

The following circuit shows the basic mechanism used to detect valid and erroneous serial data:




Fig. 7: Modified Manchester Decoder Circuit

The ERROUT signal is invoked for any of the following error conditions: incorrect start bit; incorrect Manchester encoding; incorrect length of data word; incorrect stop bit; timeout.

**NOTE 1:** If there is no input pin available on the target VGA controller chip to monitor **ERROUT**, a software routine which counts VSYNC pulses in order to measure output frequency may be used as a determination of programming success.

**NOTE 2:** The **ERROUT** signal is an order option. If the XBUF option is chosen instead, then **ERROUT** is not available, and the user may want to implement the above technique to verify that the desired programming did indeed take place correctly.

V1.2 (11/15/93) ICD2063 209



## **Programming the ICD2063**

The desired output frequency is defined via a serial interface, with a 21-bit number shifted in. The ICD2063 has two programmable oscillators, requiring a 21-bit programming word (W) to be loaded into each channel's respective registers independently. This word contains 4 fields:

Field # of Bits Notes

Mode (I) 4 MSB (Most Significant Bits)

P Counter value (P') 7

Post-VCO Divider (M) 3

Q Counter value (Q') 7 LSB (Least Significant Bits)

**Table 7: Programming Word Bit Fields** 

The frequency of the Programmable Oscillator  $f_{(VCO)}$  is determined by these fields as follows:

$$P' = P - 3$$

$$Q' = Q - 2$$

$$f_{(VCO)} = (Prescale \times f_{(REF)} \times \frac{P}{Q})$$

where  $f_{(REF)}$  = Reference frequency (1 MHz – 60 MHz; typically 14.31818 MHz) and Prescale = 2 or 4 (default is 2, defined by CNTL Reg).

**NOTE:** If a reference frequency other than 14.31818 MHz is used, then the initially loaded ROM frequencies will not be correct.

The following table lists the various limits for  $f_{(VCO)}$ :

**Table 8: VCO Frequency Ranges** 

	5 Volt Operation	3.3 Volt Operation		
VCLK PLL	50 MHz – 135 MHz	50 MHz – 100 MHz		
MCLK PLL	40 MHz – 100 MHz	40 MHz – 80 MHz		



For lower output frequencies,  $f_{(VCO)}$  must be brought into range. To accomplish this, a post-VCO Divisor is selected by setting the values of the Post-VCO Divider Field (M) as follows:

**Table 9: Post-VCO Divider (M)** 

M2	M1	M0	Divisor
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The Mode Field (I), formerly the Index Field, is included for historical reasons to preserve software compatibility with the ICD2061A. In the ICD2063, it is only used for a few special circumstances, as detailed in the following paragraphs.

Table 10: Mode Field

<b>I3</b>	12	I1	10	VCLK VCO	MCLK VCO
	all o	thers		Ignored	Ignored
1	1	VCLK VCO is turned off and output is forced low		Ignored <sup>a</sup>	
1	1 1 VCLK is turned off and both channels run from the same MCLK VCO		Ignored <sup>a</sup>		

 a. In MUXREF Mode, the memory clock cannot be changed — neither by the selects nor by reprogramming — because the VCLK is shut down and the MCLK is multiplexed to VCLK.

The Mode Field was included to allow turning off the VCLK VCO and optionally multiplexing the MCLK VCO over, then dividing down to the desired frequency. This will significantly reduce heterodyne jitter and is useful if the frequencies are 2<sup>n</sup> multiples.

When the Index Field is set to 1111, VCLK is turned off and both channels run from the same MCLK VCO. To reduce jitter, one doesn't want the two VCOs to run at integral multiples of each other; therefore, if one does want the clocks to run at  $2^n$  (n = 0, 1, 2 .. 7) multiples of each other, this is done by turning off the VCLK VCO and multiplexing the MCLK VCO over to VCLKOUT, dividing down to the desired frequency. This will significantly reduce heterodyne jitter.



The MCLK VCO completely ignores the Mode Field values. For new designs, IC DESIGNS recommends setting the Mode Field to 0000.

To assist with these calculations, IC DESIGNS provides *BitCalc* (Part #ICD/BCALC), a Windows<sup>™</sup> program which automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers. For Macintosh or DOS environments, please ask about availability. Please specify disk size (5" or 3") when ordering *BitCalc*.

#### **Programming Constraints**

The following are the primary programming constraints the user must be aware of:

$$1 \text{ MHz} \leq f_{(REF)} \leq 60 \text{ MHz}$$

$$200 \text{ KHz} \leq \frac{f_{(REF)}}{Q} \leq 1 \text{ MHz}$$

$$50 \text{ MHz} \leq f_{(VCO)} \leq 135 \text{ MHz} (5V)$$

$$50 \text{ MHz} \leq f_{(VCO)} \leq 100 \text{ MHz} (3.3V)$$

$$40 \text{ MHz} \leq f_{(VCO)} \leq 100 \text{ MHz} (5V)$$

$$40 \text{ MHz} \leq f_{(VCO)} \leq 80 \text{ MHz} (3.3V)$$

$$3 \leq Q \leq 129$$

$$4 \leq P \leq 130$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed here for completeness' sake; however, by using the aforementioned *BitCalc* program, these constraints become transparent.

## **Programming Example**

The following is an example of the calculations *BitCalc* performs. This example assumes that Prescaling = 2, which is the default value.

Derive the proper programming word for a 39.5 MHz VCLKOUT frequency, using 14.31818 MHz as the reference frequency and with VDD = 5V:



Since 39.5 MHz < 50 MHz, double it to 79.0 MHz. Set M to 001. Since I is a "Don't Care", set it to 0000. The result:

$$f_{(VCO)} = 79.0 = (2 \times 14.31818 \times \frac{P}{Q})$$
  
 $\frac{P}{Q} = 2.7587$ 

Several choices of P and Q are available:

Table 11: Possible P & Q Values

P	Q	<b>f</b> (VCO) (MHz)	Error (ppm)
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419

Choose (P, Q) = (80,29) for best accuracy (40 ppm).

Therefore:

$$P' = P-3 = 80-3 = 77 = 1001101$$
 (4dH)

$$O' = O - 2 = 29 - 2 = 27 = 0011011$$
 (1bH)

and the full programming word, W, is:

$$W = I, P', M, Q' = 0000, 1001101, 001, 0011011 = 000010011010010011011$$
 (01349bH)

The programming word **W** is then sent as a serial bit stream, LSB first. Appropriate address bits and start/stop bits must also be included as defined in *Serial Programming Architecture* on page 206.

#### **Prescaling Example**

For most users, the resolution of the ICD2063 in its default modes is sufficient. For those cases demanding greater precision, Prescale can be set to 4. This section provides an example.



Assume the desired VCLKOUT frequency is 100 MHz. The table below compares the results of using the default prescaling value of 2 and the optional prescaling value of 4:

**Table 12: Effect of Prescaling** 

Prescale	<b>Desired Frequency</b>	<b>Actual Frequency</b>	P	Q	ppm Error
2	100 MHz	99.84028 MHz	129	37	1600
4	100 MHz	99.99998 MHz	110	63	0

But this precision has its price, namely that the user now has to set and reset the Prescale Bits PS0–2 (corresponding to REG0–2) — which involves loading a Control Word (taking care to preserve the current values of the other Control Bits) — before the VCO Program Word can be loaded. Once the appropriate Prescale Bits are set, then frequency programming can proceed as before, unless and until it is desired to program a new frequency without prescaling, at which point a new Control Word must first be loaded with the proper bits set, and observing the precautions noted above.

To summarize, the sequence is:

- 1. Set the Prescale bits (load a Control Word)
- 2. Program the VCO (load a Program Word)

NOTE: Care must be taken not to change the Prescale Bit of the currently active register: the results will be unpredictable at best, and it could cause the VCO to go out of lock.

#### **Extended VCLK Frequency Precision**

An optional mode set in the CNTL Register allows the VCLK PLL to use the MCLK PLL as its reference frequency instead of  $f_{(REF)}$ . The advantage is that, by proper tuning of the input reference, <u>very</u> fine frequency control is possible on the output of VCLK, yielding virtually infinite frequency precision.

Just about any desired value can be achieved with worst-case precision of less than 5 ppm.

The reference frequency oscillator is used to drive the MCLK PLL, which is then fed internally to the VCLK PLL to generate the desired signal. However, please note the following:

- No usable MCLK output This method essentially uses two PLLs to derive a single output, so that the MCLK output will probably be meaningless. Therefore, this method is probably not suited to normal VGA graphics applications.
- Some increased jitter The trade-off associated with deriving the VCLK PLL reference from another PLL is that the MCLK+VCLK combination will tend to exhibit more jitter than a single PLL with a crystal-controlled reference but the jitter should stay below 1 ns.
- More challenging programming model Another trade-off of having 21 bits each to
  define both the reference frequency and the output is that it makes finding the optimum 2
  programming words an iterative process. To aid in these calculations, IC DESIGNS strongly
  recommends using *BitCalc*, a utility designed to help in this analysis.



# **Power Management Issues**

#### **Power-Down Mode 1**

The ICD2063 contains a mechanism to reduce the quiescent power when stand-by operation is desired. In Power-Down Mode 1 (invoked by pulling the PWRDWN signal low and having the proper CNTL Register bit set to zero), both VCOs are shut down, the VCLKOUT output is forced low, and the MCLKOUT output is set to a user-defined low-frequency value to refresh dynamic RAM.

The Power-down MCLKOUT value is determined by the following equation:

 $MCLKOUT_{Power-Down} = f_{(REF)} / (PWRDWN Reg Divisor Value)$ 

The Power-Down Register divisor is determined according to the following 4-bit word programmed into the PWRDWN Register:

**Table 13: PWRDWN Register Programming** 

		WN P <sub>1</sub>	Bits P <sub>0</sub>	PWRDWN Register Value	Power-Down Divisor	MCLKOUT <sub>Power-Down</sub> (f <sub>(REF)</sub> = 14.31818 MHz)
0	0	0	0	0	N/A	(Test Mode)
0	0	0	1	1	32	447.4 KHz
0	0	1	0	2	30	477.3 KHz
0	0	1	1	3	28	511.4 KHz
0	1	0	0	4	26	550.7 KHz
0	1	0	1	5	24	596.6 KHz
0	1	1	0	6	22	650.8 KHz
0	1	1	1	7	20	715.9 KHz
1	0	0	0	8 (default)	18	795.5 KHz
1	0	0	1	9	16	894.9 KHz
1	0	1	0	A	14	1.023 MHz
1	0	1	1	В	12	1.193 MHz
1	1	0	0	С	10	1.432 MHz
1	1	0	1	D	8	1.790 MHz
1	1	1	0	Е	6	2.386 MHz
1	1	1	1	F	4	3.580 MHz



On Power-Up, the value of the PWRDWN Register is loaded with a default value of 8 (1000 binary), which yields an MCLKOUT frequency of 795 KHz (14.31818 / 18). The default mode is Power-Down Mode 1.

**NOTE:** The ICD2063 may not be serially programmed when in Power-Down Mode.

#### Power-Down Mode 2

If there is no need for any output during power-down operation, then an alternate power-down mode is available, which will completely shut down all outputs and the reference oscillator, yet still preserve all register contents. This results in the absolute least power consumption.

Power-Down Mode 2 is invoked by first programming the Power-Down bit in the CNTL Register, and then pulling the PWRDWN pin low.

The XTALIN pin is forced low; therefore if an external reference clock is used instead of a crystal, it must be stopped low.

#### The PWRDWN Pin

This pin has a standard internal pull-up during normal operation. When the user pulls it down to invoke power-down Mode 1 or 2, the normal pull-up resistor is dynamically switched to a weak pull-up, which significantly reduces power consumption. If, after pulling this pin low, the pin is allowed to float, the weak pull-up will gradually cause the signal to rise and will eventually turn the device back on.

#### **Estimating Total Current Drain**

Actual current drain is a function of frequency and of circuit loading. The operating current of a given output is given by the equation:  $I = C \cdot V \cdot f$ , where

```
I = current,
C = load capacitance (max. 25pF),
V = output voltage (usually 5V or 3.3V), and
f = output frequency (in MHz).
```

To calculate total operating current, sum the following terms:

```
\begin{array}{lll} \text{VCLKOUT} & \Rightarrow & \text{C} \cdot \text{V} \cdot \text{f}_{(\text{VCLK})} \\ \text{MCLKOUT} & \Rightarrow & \text{C} \cdot \text{V} \cdot \text{f}_{(\text{MCLK})} \\ \text{XBUF (if used)} & \Rightarrow & \text{C} \cdot \text{V} \cdot \text{f}_{(\text{REF})} \\ \text{Internal} & \Rightarrow & 12 \text{ mA} @ 5\text{V}; 8 \text{ mA} @ 3.3\text{V} \end{array}
```

This gives an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on package type.



Typical values:

**Table 14: Typical Current Drain Values** 

Fraguanav	Capacitive	Current ( mA )		
Frequency	Load	5 Volts	3.3 Volts	
low	low	15	10	
high	low	40	26	
high	high	65	44	

When in Power-Down Mode 1, and using a 14.31818 MHz reference crystal, the power consumption should not exceed 7.5 mA @ 5V or 5 mA @ 3.3V. In Power-Down Mode 2, the power consumption should not exceed 50  $\mu$ A @ 5V or 35  $\mu$ A @ 3.3V.



## 3.3 Volt & 5 Volt Issues

The use of 3.3 Volts as a supply voltage greatly reduces the power consumption of portable systems. However, for the foreseeable future, some peripherals may be unable to run at 3.3 Volts. This implies that the ICD2063 might have to function in mixed 5V/3.3V systems. The following discussion will attempt to address the various issues involved in mixed supply usage of the ICD2063.

#### **VDD & AVDD**

The ICD2063 has two isolated power leads: VDD and AVDD. Each supply may be independently run at either 3.3V or at 5V. The VDD rail supplies power to the I/O pad ring and core. All outputs and inputs are referenced to this voltage input. The device has a 4-Volt Detector which determines the pad's operating voltage and adjusts the threshold for the input pins. This guarantees that at either voltage, the inputs maintain TTL compatibility. If the voltage dynamically changes on the VDD line (for instance going from 5V to 3.3V), the thresholds will be maintained properly.

The AVDD pin supplies power to the VCO core. Since the VCO needs to know what the supply voltage is, a second 4-Volt Detector is placed on AVDD to set the VCO operation properly. If the voltage dynamically changes on the AVDD line (again, say from 5V to 3.3V), the VCOs will lose lock momentarily when the 4-Volt detector triggers, and will re-lock to the desired value after a brief settling time. (Fig. 8: Effect of Supply Voltage Change to Clock Output on page 219) This time should be less then 5 msec. This period of instability could cause a glitch in the output.

If a system requires dynamically changing from 5V to 3.3V and back (for example some docking stations), and proper glitch-free output must be maintained during the transition period, then the AVDD supply line should remain at 3.3 Volts while the VDD pin can float to the desired levels. If this split mode is to be used, then the control bit, **Split Supply Mode**, should be properly set. (See *Control Register Definition* on page 205 for more details.) Also note that, in this mode, the frequency range is limited to the narrower 3.3V values.






Fig. 8: Effect of Supply Voltage Change to Clock Output

## **Mixed Voltage Interfaces**

The other issue which must be addressed is interfacing the ICD2063 into mixed-voltage systems. The following 2 tables depict the various configurations:

ICD2063 Other Status Device 5V 5V OK OK if driving TTL inputs; if driving CMOS inputs, then 5V 3.3V ICD2063 output will appear to have a low duty cycle. Potential latch-up problems with other devices; will work 5V 3.3V if other device's input will accept  $V_{IH} = VDD + 2V$ . 3.3V 3.3V OK

**Table 15: ICD2063 Driving other Devices** 



**Table 16: Other Devices Driving ICD2063** 

Other Device	ICD2063	Status
5V	5V	OK
3.3V	5V	ОК
5V	3.3V	TTL outputs only; input to ICD2063 must not exceed VDD + 0.3V
3.3V	3.3V	ОК



# **Frequency Transition Options**

The ICD2063 may be configured for one of two frequency transition options: the Smooth Transition Option or the MUXREF Option (for compatibility with the ICD2061A).

#### **Smooth Transition Option**

Upon changing VCLK or MCLK, either by reprogramming the active register or by selecting a new register, the output will transition in one of two basic ways, depending on the post-divide values (Post-divide is used to divide down the VCO output to frequencies below the normal VCO operating range):

• Normal Operation — If the post-divide value (M) is the same for both frequencies (original and target), then the output will transition smoothly and linearly from the original to the target frequency, with no overshoot.




Fig. 9: Frequency Transition
Smooth Mode: Normal Operation



- **Post-Divide Operation** If the post-divide value (M) differs between the original and target frequencies, then the output behaves somewhat differently, but will never exceed the greater of the original and target frequencies.
  - 1. If the post-divide value decreases (say from ÷2 to ÷1), then there is, first, a smooth transition to the target frequency ÷2; second, the post-divide is changed, resulting in an instantaneous transition to the target frequency.
  - 2. If the post-divide value increases (say from ÷1 to ÷2), then post-divide is, first, immediately set to the new value, resulting in an instantaneous transition to an output frequency that is half the original; second, there is a smooth transition from this frequency to the target frequency.




Fig. 10: Frequency Transition
Smooth Mode: Post-Divide 'M' Values Differ






Fig. 11: Smooth Frequency Transition Example

## **MUXREF Option**

The other option for frequency transition is to multiplex the output of the VCO undergoing change to some alternate stable frequency until the VCO has settled to the new frequency value. This option preserves compatibility with the earlier ICD2061A.

In general, any changes to the VCLK VCO will result in the Reference Frequency  $(f_{(REF)})$  being multiplexed to the output. However, since most video controllers now use the MCLK output as their principal clock source, and since an  $f_{(REF)}$  of 14.31818 MHz is in many cases too slow for proper operation of the VGA chip, changes to the MCLK VCO will result in the VCLKOUT signal being multiplexed to the MCLK output.

The following five cases detail specifics about operation with the MUXREF option during frequency transitions.

#### Case 1: MCLK PLL Transition — Reprogramming of the Active Register

When a new frequency is being set for the active MCLK register, then a glitch-free multiplexing to the VCLKOUT signal is performed. For more details, see Fig. 16: Active MCLK & VCLK Register Programming Timing (MUXREF Mode) on page 234.



#### Case 2: VCLK PLL Transition — Reprogramming of the Active Register

When a new frequency is being set for the active VCLK register, then a glitch-free multiplexing to the reference signal f<sub>(REF)</sub> is performed. For more details, see *Fig. 16: Active MCLK & VCLK Register Programming Timing (MUXREF Mode)* on page 234.

#### Case 3: MCLK PLL Transition — Changing Register Selects

When a new MCLK frequency is being set by the register selects, then a glitch-free multiplexing to the VCLKOUT signal is performed. For more details, see *Fig. 17: Selection Timing (MUXREF Mode)* on page 234.

#### Case 4: VCLK PLL Transition — Changing Register Selects

When a new VCLK frequency is being set by the register selects, then a glitch-free multiplexing to the reference signal ( $f_{(REF)}$ ) is performed. For more details, see *Fig. 17: Selection Timing (MUXREF Mode)* on page 234.

#### Case 5: VCLK & MCLK PLL Transition — Changing Register Selects

If the Reset Option is configured and the select sequence is chosen which results in a coincident change in both MCLK and VCLK registers (i.e., selects go <u>from</u> being 11 or go <u>to</u> being 11), then first a new MCLK frequency is set with a glitch-free multiplexing to the current VCLKOUT signal, followed by the new VCLK frequency being set with a glitch-free multiplexing to the reference signal (f<sub>(REF)</sub>) being performed. For more details, see Fig. 18: VCLK & MCLK Selection Timing (Concurrent Change) on page 235.



# **General Considerations**

#### **Operation with the ICD2029**

A powerful feature of the ICD2063 is the ability to use it with other clock generators which are Serially Cascadable compatible (such as the ICD2029 PC Motherboard Clock Generator).

The combination of these 2 clock generators will provide the most comprehensive timing generation and power-down options currently available for portable computers. The advantage of Serially Cascadable support is that the ICD2029 can be directly programmed via the same resources that drive the ICD2063.




Fig. 12: Cascading the ICD2063 & the ICD2029

For more details on this operation, pleases refer to the ICD2029 Datasheet.

## **Phase-Locked Loop Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown below. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO either to go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output fre-

quency. This up and down movement of the variable frequency will quickly lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.




Fig. 13: Phase-Locked Loop Oscillator

## Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.

Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCO's and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be acceptable for graphics designs.

## **Frequency Range**

The following table lists the various frequency limits for each output:

**Table 17: Frequency Ranges** 

	5 Volt Operation	3.3 Volt Operation	
VCLKOUT	390 KHz – 135 MHz	390 KHz – 100 MHz	
MCLKOUT	312 KHz – 100 MHz	312 KHz – 80 MHz	



#### **Output Disable**

When the OUTDIS pin is asserted (active low), all the output pins except XTAL OUT enter a high impedance mode, to support automated board testing.

#### **External Clock Input (Feature Connector Compatibility)**

To maintain backward compatibility to the VGA feature connector standard, the Video Clock output VCLKOUT can multiplex between the clock synthesizer output and the external clock input FEAT-CLK. This multiplexing is controlled by the INTCLK input signal and appropriate decode of selection signals (SEL0, SEL1). See the section *Register Selection* on page 203 for more information.

## **XBUF** — Buffered Crystal Reference Output Option

A buffered crystal oscillator output is optionally available as a user-configurable option on pin 10 (ERROUT/XBUF). Its output is identical to the reference frequency. Selection of this option replaces the ERROUT function.

#### **PC Board Routing Issues**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. The analog power pin (AVDD) should be bypassed to ground with a  $0.1\mu F$  multi-layer ceramic capacitor and a  $2.2\mu F/10V$  tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin. A  $22\Omega$  resistor placed between the power supply and the AVDD pin can help to filter noisy supply lines. Refer to IC DESIGNS Application Note *Power Feed and Board Layout Issues* on page 281 for more details and for illustrative schematics.

The designer should also avoid routing any of the output traces of the ICD2063 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies. When designing with this device, it is best to locate the ICD2063 closest to the device requiring the highest frequency.

#### **FCC & Noise Issues**

A conscious design effort was made to achieve the optimum rise & fall times at the output pads in order to produce acceptable signals at the clock destinations when operating at high frequencies. Unfortunately, the production of the squarest possible square waves can lead to the generation of high-energy odd harmonics, which can result in extraneous emissions.



For techniques on how to design with this device while taking FCC emission issues into consideration, please refer to the IC DESIGNS Application Note, *Minimizing Radio Frequency Emissions* on page 285.

#### **Minimized Parasitic Problems**

All of the IC DESIGNS families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, all the synthesis blocks are physically separated into discrete elements with their output oscillator pins placed on opposite sides of the die. Further, all the synthesis VCOs are separated from their digital logic. Finally, separate power and ground buses for the analog and digital circuitry are used.

#### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2063 is inherently stable over temperature, voltage and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2063, no manufacturing "tweaks" to external filter components are required as is the case with external de-coupled filters.



# **Ordering Information**

**Table 18: Configuration Options** 

Option	Choices	-1	-2	-3
Pin 10 Function	ERROUT -or- XBUF	XBUF	ERROUT	ERROUT
Pin 14 Function	RESET -or- SELM	SELM	RESET	SELM
Frequency Transition	Smooth -or- MUXREF	Smooth	MUXREF	Smooth

**Table 19: Order Codes** 

Part Number	Package Type	<b>Temperature Range</b>	Chip Options	
ICD2063	S = 16-Pin SOIC DIP	C = Commercial <sup>a</sup>	-1, -2, -3	

a. 0°C to +70°C

Example: order ICD2063SC-1 for the ICD2063, 16-pin plastic DIP, commercial temperature range device with the initial frequencies shown in *Table 3: Register Initialization ROM* on page 203.



# **Device Specifications**

#### **Electrical Data**

**Table 20: Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$ & $\mathrm{AV}_{\mathrm{DD}}$	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts
$T_{STOR}$	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$T_J$	Junction temperature		+125	°C
P <sub>DISS</sub>	Power dissipation		375	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD}$  &  $AV_{DD}$  = +5V ±5% (+3.3V ±10%); 0°C ≤  $T_{AMBIENT}$  ≤ 70°C (This applies to all specifications below.)

**Table 21: DC Characteristics** 

Name	Description	Min	Typ	Max	Units	Conditions
V <sub>DD</sub> & A <sub>VDD</sub>	Supply voltage relative to GND <sup>a</sup> 390 KHz – 100 MHz 390 KHz – 120 MHz 390 KHz – 135 MHz	3.0 4.5 4.75		3.6 5.5 5.5	Volts	VCLK specs shown (MCLK low end = 312 KHz)
$V_{\mathrm{IH}}$	High-level input voltage	2.0		$V_{\rm DD}{+}0.3$	Volts	
$V_{IL}$	Low-level input voltage	-0.3		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	$V_{DD} - 0.5$			Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage			0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
$I_{IH}$	Input high current			150	μΑ	$V_{\rm IH} = V_{\rm DD} - 0.5 V$
$I_{IL}$	Input low current			-250	μΑ	$V_{IH} = 0.5V$
$I_{OZ}$	Output leakage current			10	μΑ	(3-state)
$I_{DD}$	Power supply current	15 / 10		65 / 44	mA	5V / 3.3V
$I_{DD\text{-}TYP}$	Power supply current (typical)		35 / 24	80 / 50	mA	5V / 3.3V (60 MHz)
$I_{ADD}$	Analog power supply current			10	mA	
$I_{PD1}$	Power-down current (Mode 1)		6/4	7.5 / 5.0	mA	5V / 3.3V
$I_{PD1}$	Power-down current (Mode 2)		25 / 20	50 / 35	μΑ	5V / 3.3V



a. For transition between 3.3V and 5V operation, refer to 3.3 Volt & 5 Volt Issues on page 218.

**Table 22: AC Characteristics** 

Symbol	Name	Description		Min	Тур	Max	Units
f <sub>(REF)</sub>	reference frequency	Reference Oscillator nominal value (NOTE: for references other than 14.31818 MHz, the pre-loaded ROM frequencies will not be accurate.)		1	14.318	60	MHz
t <sub>(REF)</sub>	reference period	$1 \div f_{(REF)}$		16.6		1000	ns
$t_1$	input duty cycle	Duty cycle for the input oscillator, defined as $t_1 + t_{(REF)}$		25%	50%	75%	
t <sub>2</sub>	output clock	VCLK output values	$V_{DD} = 5V$	7.41		2564	
	periods		$V_{DD} = 3.3V$	(135 MHz) 10.0 (100 MHz)		(390 KHz)	
		MCLK output values	$V_{\rm DD} = 5V$	10.0 (100 MHz)		2205	ns
			$V_{DD} = 3.3V$	12.5 (80 MHz)		3205 (312 KHz)	
t <sub>3</sub>	output duty cycle	Duty cycle for the output oscillators NOTE: measured at CMOS threshold levels ( $V_{DD} + 2$ ) [@ 5V, $V_{TH} = 2.5V$ ]		40%		60%	
t <sub>4</sub>	rise times	Rise time for the output os 25pF load.	Rise time for the output oscillators into a 25pF load.			3	ns
t <sub>5</sub>	fall times	Fall time for the output oscillators into a 25pF load.				3	ns
$t_{freq1}$	freq1 output	Old frequency output					
$t_{freq2}$	freq2 output	New frequency output					
t <sub>A</sub>	f <sub>(REF)</sub> mux time	Time clock output remains low while output muxes to reference frequency		$\frac{t_{(REF)}}{2}$		$3\frac{t_{(REF)}}{2}$	ns
t <sub>timeout</sub>	timeout interval	Internal interval for special programming, and for VCO changes to settle. (If the interval is too short, read about the timeout interval in the <i>Control Register Definition</i> on page 205.)		2	5	10	msec
t <sub>B</sub>	t <sub>freq2</sub> mux time	Time clock output remains low while output muxes to new frequency value		$\frac{t_{freq2}}{2}$		$3\frac{t_{freq2}}{2}$	ns
t <sub>6</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion		0		12	ns
t <sub>7</sub>	clock valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high		0		12	ns



**Table 22: AC Characteristics (Continued)** 

Symbol	Name	Description	Min	Тур	Max	Units
t <sub>8</sub>	Power-Down	Time for Power-Down Mode to take effect	-		12	ns
t <sub>9</sub>	Power-Up	Time to recover from Power-Down Mode			12	ns
t <sub>10</sub>	MCLKOUT high	Time for MCLKOUT to go low after PWRDWN is asserted high	0		$\frac{1}{t_{PWRDWN}}$	ns
t <sub>11</sub>	MCLKOUT delay	Delay of MCLKOUT prior to f <sub>MCLK</sub> signal at output	$\frac{t_{MCLK}}{2}$		$3\frac{t_{MCLK}}{2}$	ns
t <sub>serclk</sub>		Clock period of serial clock	2•t <sub>(REF)</sub>		2	msec
t <sub>SU</sub>		Setup time	20			ns
t <sub>HD</sub>		Hold time	10			ns
t <sub>ldcmd</sub>		Load command time	0		t <sub>1</sub> + 30	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.



## **Timing Diagrams**

Fig. 14: Rise and Fall Times




Fig. 15: 3-StateTiming




Fig. 16: Active MCLK & VCLK Register Programming Timing (MUXREF Mode)




Fig. 17: Selection Timing (MUXREF Mode)








Fig. 18: VCLK & MCLK Selection Timing (Concurrent Change)








<sup>\*</sup> It takes 5 msec after Soft Power-Down to guarantee lock of VCLKOUT & MCLKOUT PLLs

Fig. 20: Serial Programming Timing





# **Revision History / Credits**

V1.2 (11/15/93) — Preliminary Release

# **Programmable Products**

ICDESIGNS

# 4 - Programmable Products239ICD2051 Dual Programmable Clock Oscillator241f2PC Board High-Performance Frequency Generator261



# ICD2051

## **Dual Programmable Clock Oscillator**

Single-Chip Programmable Oscillator Replaces Traditional Can Oscillators in Multi-Frequency or Variable Frequency Environments

- 2 Independent Clock Outputs Ranging from 320 KHz – 120 MHz
- Individually Programmable Oscillators Using a 22-bit Serial Word
- Low-Skew ÷1 and ÷2 Outputs, plus ÷4 CLKA Output
- Phase-Locked Loop Oscillator Input Derived from External Low-Frequency Reference Clock (1 MHz – 60 MHz) or External Crystal (2 MHz – 24 MHz)
- 3-State Oscillator Control Disables Outputs for Test Purposes (Optional)
- Sophisticated Internal Loop Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 5V Operation
- Low-Power, High-Speed CMOS Technology
- Available in 16-Pin SOIC Package Configurations




Fig. 1: ICD2051 Block Diagram



Contents		Figures		
Introduction	243	1: ICD2051 Block Diagram	241	
Pin & Signal Descriptions 244		2: Pin Descriptions	244	
General Considerations	246	3: Rise and Fall Times	257	
Programming the ICD2051			231	
Programming Constraints		4: Serial Programming Timing	257	
ICD2051 Programming Example		5: 3-StateTiming	258	
Glitch-Free Frequency-Modification	on	5. 3-State i iiiiiig	256	
Skew-Free ÷2 on CLKA		Tables		
Output Frequency Accuracy		Idaloo		
3-State Output Operation		1: Signal Descriptions	245	
No External Components Require	ed	2: Programming Word Bit		
Layout & Power Conditioning Considerations		Fields 3: Mux Field (M)	246 247	
Estimating Total Current Drain		4: Index Field (I)	248	
Circuit Description		`,	240	
Minimized Parasitic Problems		5: P & Q Value Candidates	249	
Stability and "Bit-Jitter"		6. Typical Load Current		
Temperature and Process Sensit	ivity	6: Typical Load Current Values	252	
Ordering Information	254	7: Order Codes	254	
Device Specifications	255	8: Absolute Maximum		
Electrical Data		Ratings	255	
Timing Diagrams		9: DC Characteristics	255	
Revision History / Credits	259	10: AC Characteristics	256	



# **Introduction**

The ICD2051 Programmable Clock Generator offers 2 fully user-programmable phase-locked loops in a single package. The outputs may be changed "on the fly" to any desired frequency value between 320 KHz and 120 MHz. The ICD2051 is ideally suited for any design where one or more multiple or varying frequencies are required, replacing more expensive metal can oscillators.


The capability to change the output frequency dynamically adds a whole new degree of freedom for the electrical engineer heretofore unavailable with existing crystal oscillator devices. Some examples of the uses for this device include: laptop computers, in which slowing the speed of operation can mean less power consumption or speeding it up can mean faster operation; graphics board dot clocks to allow dynamic synchronization with different brands of monitors or display formats; and on-board test strategies where the ability to skew a system's desired frequency (for example:  $\pm 10\%$ ) allows worst case evaluations.

V2.5 (11/15/93) ICD2051 243



# **Pin & Signal Descriptions**

Fig. 2: Pin Descriptions





**Table 1: Signal Descriptions** 

	Table 1: digital becomplicate					
Pin#	Signal	Function				
1	SCLKB	SCLKB is the serial clock input line for CLKB.				
2	MUXREFB	MUXREFB = 0, CLKB equals input reference frequency.  MUXREFB = 1, CLKB equals programmed frequency.  This is used if glitch-free frequency changes are required.				
3	OUTDISB	Output Disable (3-State Output Enable) when signal is pulled low. (Internal pull-up allows no-connect if 3-state operation is not required.)				
4	GND	Ground				
5	FREF / XTAL1	Input Reference Oscillator derived from available reference signal or attached crystal. (see XTAL2)				
6	XTAL2	Oscillator Output to a reference Series-Resonant Crystal. For higher accuracy, a Parallel-Resonant Crystal may be used. Assume CLOAD ≈ 17pF. For more specifics on crystal requirements please refer to the IC DESIGNS Application Note Crystal Oscillator Topics on page 292. (Pin is no-connect if external reference oscillator is used.)				
7	XBUF	Buffered Crystal Oscillator Output. CMOS/TTL compatible.				
8	CLKB	CLKB Programmable Oscillator Output				
9	CLKA	CLKA Programmable Oscillator Output				
10	CLKA/2	CLKA divided by 2.  Note that this output has low skew with respect to the CLKA output.				
11	CLKA/4	CLKA divided by 4.				
12	SCLKA	SCLKA is the serial clock input line for CLKA.				
13	VDD	+5V				
14	OUTDISA	Output Disable when signal is pulled low. (Internal pull-up allows no-connect if 3-state operation is not required.)				
15	MUXREFA	MUXREFA = 0, CLKA equals input reference frequency.  MUXREFA = 1, CLKA equals programmed frequency.  This is used if glitch-free frequency changes are required.				
16	DATA	Serial data input line for both programmable clock oscillators.				



# **General Considerations**

#### **Programming the ICD2051**

The desired output frequency is defined via a serial interface, with a 22-bit number shifted in. The ICD2051 has two programmable oscillators (CLKA and CLKB), requiring a 22-bit programming word (W) to be loaded into each channel independently. This word contains 5 fields:

**Table 2: Programming Word Bit Fields** 

Field	# of Bits	Notes
Index (I)	4	MSB (Most Significant Bits)
P Counter value (P')	7	
Reserved (R)	1	normally set to logic 1
Mux (M)	3	
Q Counter Value (Q')	7	LSB (Least Significant Bits)

The frequency of the programmable oscillator  $f_{(VCO)}$  is determined by these fields as follows:

$$P' = P - 3 Q' = Q - 2$$
  
$$f_{(VCO)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

where  $f_{(REF)}$  = Reference frequency (between 1 MHz – 60 MHz)



The value of  $f_{(VCO)}$  must remain between 40 MHz and 120 MHz inclusive. Therefore, for output frequencies below 40 MHz,  $f_{(VCO)}$  must be brought into range. To accomplish this, a post-VCO Divisor is selected by setting the values of the Mux field (M) as follows:

Table 3: Mux Field (M)

M	Divisor
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

V2.5 (11/15/93) ICD2051 247



The Index field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from the following table. (Note that this table is referenced to the VCO frequency  $f_{(VCO)}$  rather than to the desired output frequency.)

Table 4: Index Field (I)

I	f <sub>VCO</sub> (MHz)
0000	40.0 – 42.5
0001	42.5 – 47.5
0010	47.5 – 53.5
0011	53.5 – 58.5
0100	58.5 – 62.5
0101	62.5 – 68.5
0110	68.5 - 69.0
0111	69.0 – 82.0
1000	82.0 – 87.0
1001	87.0 – 92.0
1010	92.0 – 92.1
1011	92.1 – 105.0
1100	105.0 – 115.0
1101	115.0 – 120.0
1110	115.0 – 120.0
1111	115.0 – 120.0

If the desired VCO frequency lies on a boundary in the table — in other words, if it is exactly the upper limit of one entry and the lower limit of the next — then either index value may be used (since both limits are tested), but we recommend using the higher one.

To assist with these calculations, IC DESIGNS provides *BitCalc* (Part #ICD/BCALC), a Windows<sup>TM</sup> program which automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers. For Macintosh or DOS environments, please ask about availability. Please specify disk size (5" or 3") when ordering *BitCalc*.



### **Programming Constraints**

There are five primary programming constraints the user must be aware of:

$$1 \text{MHz} \le f_{(\text{REF})} \le 60 \text{ MHz}$$

$$200 \text{ KHz} \le \frac{f_{(\text{REF})}}{Q} \le 1 \text{ MHz}$$

$$40 \text{ MHz} \le f_{(\text{VCO})} \le 120 \text{ MHz}$$

$$3 \le Q \le 129$$

$$4 \le P \le 130$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed here for completeness' sake; however, by using the *BitCalc* program, these constraints become transparent.

### **ICD2051 Programming Example**

The following is an example of the calculations *BitCalc* performs:

Derive the proper programming word for a 39.5 MHz output frequency, using 14.31818 MHz as the reference frequency:

Since 39.5 MHz < 40 MHz, double it to 79.0 MHz. Set M to 001. Set I to 0111. The result:

$$f_{(VCO)} = 79.0 = (2 \times 14.31818 \times \frac{P}{Q})$$
  
 $\frac{P}{O} = 2.7857$ 

Several choices of P and Q are available:

Table 5: P & Q Value Candidates

P	Q	f <sub>(VCO)</sub> (MHz)	Error (ppm)
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419

Choose (P, Q) = (80,29) for best accuracy (40 ppm).



Therefore:

$$P' = P - 3 = 80 - 3 = 77 = 1001101$$
 (4dH)

$$Q' = Q - 2 = 29 - 2 = 27 = 0011011$$
 (1bH)

and the full programming word, W, is:

$$W = I, P', R, M, O' = 0111, 1001101, 1, 001, 0011011 = 0111100110110010011011 (1e6c9bH)$$

A low-to-high transition on SCLKA/SCLKB (depending on appropriate channel) is used to shift the programming word W into DATA as a serial bit stream, LSB first. (See the set-up and hold timing specifications elsewhere in this datasheet.) If more than 22 shifts are performed, then only the last 22 data bits received will be retained.

### **Glitch-Free Frequency-Modification Procedure**

When changing to a new frequency, there is a period of time when the output signal will be in transition and may glitch due to changes in the post divider. For applications where it is critical that the output clock not glitch and always maintain some known value, the MUXREFA and MUXREFB inputs must be used. Under normal operation, MUXREF(X) is high and the output clocks are at the programmed value. When MUXREF(X) is brought low, the reference clock is now multiplexed to the associated output clock. The output remains at this fixed frequency while the programmed frequency seeks its new value.

When programming the ICD2051, use the MUXREF inputs in the following manner:

- 1. Set MUXREF(X) to a low state. This will set the output to the reference frequency. The transition is guaranteed to be glitch-free. (See the timing specifications.)
- 2. Shift in the desired output frequency value via a 22-bit word (as defined above) using the appropriate SCLK and DATA lines.
- 3. After the last bit is shifted in, the VCO will settle to the new state (within .01% of the actual output frequency) within 10 msec.
- 4. Set MUXREF(X) to a high state. This will set the output to the new programmed frequency. The transition is guaranteed to be glitch-free. (See Fig. 4: Serial Programming Timing on page 257.)

#### Skew-Free +2 on CLKA

The CLKA output is available concurrently as  $\pm 1$ ,  $\pm 2$  and  $\pm 4$  values of the desired output. The  $\pm 1$  and  $\pm 2$  outputs are also closely matched in order to minimize the phase differences between the two outputs. Typical phase coherence is less than 2 ns of skew between the two outputs, with 1 ns or less available as an order option.



### **Output Frequency Accuracy**

The accuracy of the ICD2051 output frequencies depends on the target output frequency. As stated previously, the output frequencies of the ICD2051 are integrally related to the input reference frequency:

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

Only certain output frequencies are possible for a particular reference frequency. However, the ICD2051 generally produces an output frequency within 0.1% of the desired output frequency. Specifics regarding accuracy (ppm) are given for any desired output frequency as part of the *BitCalc* program output.

### **3-State Output Operation**

The OUTDISA or OUTDISB signal, when pulled low, will 3-state the clock output line (CLKA or CLKB respectively). This supports wired-or connections between external clock lines, and allows for procedures where the clock must be disabled, such as automated testing. The output disable signals contain internal pull-ups; they may be left unconnected if 3-state operation is not required.

#### **No External Components Required**

Under normal conditions no external components are required for proper operation of any of the internal circuitry of the ICD2051.

### **Layout & Power Conditioning Considerations**

Traditionally, having multiple crystals has allowed the designer to locate them in those places on the board where they are needed. Using a monolithic circuit puts some constraints on the PC board layout to accommodate a single source of all clocks, particularly at frequencies above 50 MHz.

A full power and ground plane layout should be employed both under and around the IC package. The power pin should be bypassed to ground with a 0.1µF multi-layer ceramic capacitor and a 2.2µF/10V tantalum capacitor wired in parallel. Both capacitors should be placed within 0.15" of the power pin.

The designer should also avoid routing any of the output traces of the ICD2051 in close parallel proximity. Large routing lengths and large fanouts add capacitance to output drivers. Capacitance affects the rise and fall times of the outputs. Large fanouts should therefore be buffered, particularly for the highest frequencies. When designing with this device, it is best to locate the ICD2051 closest to the device requiring the highest frequency.

A clean power supply is important, particularly at the higher frequencies. For best results, use either a +12V supply through a +5V Zener diode or a 3-pin +5V voltage regulator.

V2.5 (11/15/93) ICD2051 251

If a +12V supply is not available, then we recommend using a low-pass filter consisting of a capacitor and a  $22\Omega$  resistor. This method works quite well, but it has one drawback which must be allowed for, namely that there will be a frequency-dependent voltage drop across the resistor. The ICD2051 can operate over a very wide frequency range (300 KHz – 120 MHz), and operating power consumption depends on the frequency, ranging from a minimum of around 15 mA for very low frequencies on up to 100 mA at the top end. This results in a large frequency-dependent voltage drop across the RC circuit.

Thus, if the ICD2051 is to be used over a wide frequency range, use the voltage regulator method, running the device at the normal supply specification of +5V. If, on the other hand, the device is to be used over a narrow frequency range, and if the total power consumption is determined not to cause more than a 0.25V change across the RC filter (see the following section), then the filter method may be used.

#### **Estimating Total Current Drain**

Actual current drain is a function of frequency and of circuit loading. The operating current of a given output is given by the equation:  $I = C \cdot V \cdot f$ , where I=current, C=load capacitance (max. 25pF), V=output voltage (usually 5V), and f=output frequency (in MHz).

To calculate total operating current, sum the following:

$$\begin{array}{cccc} \text{XBUF} & \Rightarrow & \text{C} \cdot \text{V} \cdot f_{(\text{REF})} \\ \text{CLKA} & \Rightarrow & \text{C} \cdot \text{V} \cdot f_{(\text{CLKA})} \\ \text{CLKA/2} & \Rightarrow & \text{C} \cdot \text{V} \cdot f_{(\text{CLKA/2})} \\ \text{CLKA/4} & \Rightarrow & \text{C} \cdot \text{V} \cdot f_{(\text{CLKA/4})} \\ \text{CLKB} & \Rightarrow & \text{C} \cdot \text{V} \cdot f_{(\text{CLKB})} \\ \text{Internal} & \Rightarrow & 12 \text{ mA} \\ \end{array}$$

This gives an approximation of the actual operating current. For unconnected output pins, one can assume 5–10pF loading, depending on package type.

Typical values:

**Table 6: Typical Load Current Values** 

Frequency	Load Current ( ma	
low	none	15
high	none	40
high	high	100



### **Circuit Description**

Each oscillator block is a classical phase-locked loop connected as shown in the diagram on the first page. The external input frequency  $f_{(REF)}$  goes into a divide-by-n block. The resultant signal becomes the reference frequency for the phase-locked loop circuitry.

The phase-locked loop is a feedback system which phase matches the reference signal and the variable synthesized signal. The system averages zero phase error between the negative edges arriving at the phase detector. The phase error at the charge pump tells the VCO to either go faster or slower as required. The greater the change in control voltage, the greater the change in the VCO's output frequency. This up and down movement of the variable frequency will ultimately lock on to the reference frequency, resulting in an output oscillation as stable as the input reference. An internal loop filter provides stability and damping.

#### **Minimized Parasitic Problems**

All of the ICD2051 families of frequency synthesis components have been optimized to reduce internal noise and crosstalk problems. To minimize adjacency problems, both the synthesis blocks are physically separated into discrete elements, with their output oscillator pins placed on separate sides of the package. Further, all the synthesis VCOs are separated from the digital logic. Finally, separate ground buses for the analog and digital circuitry are used.

#### Stability and "Bit-Jitter"

The long-term frequency stability of the IC DESIGNS phase-locked loop frequency synthesis components is good due to the nature of the feedback mechanism employed internally in the design. As a result, stability of the devices is affected more by the accuracy of the external reference source than by the internal frequency synthesis circuits.

Short-term stability (also called "bit-jitter") is a manifestation of the frequency synthesis process. The IC DESIGNS frequency synthesis parts have been designed with an emphasis on reduction of bit-jitter. The primary cause of this phenomenon is the "dance" of the VCO as it strives to maintain lock. Lowgain VCOs and sufficient loop filtering are design elements specifically included to minimize bit-jitter. The IC DESIGNS families of frequency synthesis components are all guaranteed to operate at a jitter rate low enough to be acceptable for graphics designs (which tend to be the most demanding applications with regard to bit-jitter).

### **Temperature and Process Sensitivity**

Because of its feedback circuitry, the ICD2051 is inherently stable over temperature and manufacturing process variations. Incorporating the loop filter internal to the chip assures that the loop filter will track the same process variations as does the VCO. With the ICD2051, no manufacturing "tweaks" to external filter components are required as is the case with external filters.

V2.5 (11/15/93) ICD2051 253



## **Ordering Information**

**Table 7: Order Codes** 

Part Number	Package Type	Temperature Range
ICD2051	S = 16-Pin SOIC DIP	C = Commercial <sup>a</sup>

a. 0°C to +70°C

Example: order ICD2051SC for the ICD2051, 16-pin plastic SOIC, commercial temperature range device.



## **Device Specifications**

#### **Electrical Data**

**Table 8: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{ m DD}$	Supply voltage relative to GND	-0.5	7.0	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts
T <sub>STOR</sub>	Storage temperature	-65	+150	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$T_{J}$	Junction temperature		+125	°C
$P_{DISS}$	Power dissipation		525	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 9: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$V_{IH}$	High-level input voltage	2.0		Volts	
$V_{IL}$	Low-level input voltage		0.8	Volts	
$V_{OH}$	High-level CMOS output voltage	2.4		Volts	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Low-level output voltage		0.4	Volts	$I_{OL} = 4.0 \text{ mA}$
I <sub>IH</sub>	Input high current		150	μΑ	$V_{IH} = 5.25V$
$I_{IL}$	Input low current		-250	μΑ	$V_{IL} = 0V$
$I_{OZ}$	Output leakage current		10	μΑ	(3-state)
$I_{\mathrm{DD}}$	Power supply current	15	100	mA	
I <sub>DD-TYP</sub>	Power supply current (typical)		50	mA	typ @ 50 MHz

V2.5 (11/15/93) ICD2051 255



**Table 10: AC Characteristics** 

Symbol	Name	Description	Min	Max	Units
$t_1$	ref freq	Reference Oscillator nominal value	1	60	MHz
t <sub>2</sub>	duty cycle	Duty cycle for the output oscillators defined as $t_2 \div t_1$	40%	60%	
t <sub>3</sub>	rise time	Rise time for the output oscillators into a 25pF load		3	ns
$t_4$	fall time	Fall time for the output oscillators into a 25pF load		3	ns
t <sub>5</sub>	CLKA/2/4 skew	Skew delay between the CLKA output and the CLKA/2 & CLKA/4 outputs		2	ns
t <sub>6</sub>	set-up	Delay required after MUXREF goes low prior to starting the SCLK clock line	t <sub>freq1</sub>		ns
t <sub>7</sub>	cycle time	Minimum cycle time for the SCLK clock	$2 \div t_1$		ns
t <sub>7H</sub>	high time	Minimum high time for the SCLK clock	$1 \div t_1$		ns
t <sub>7L</sub>	low time	Minimum low time for the SCLK clock	1 ÷ t <sub>1</sub>		ns
t <sub>8</sub>	clk stable	Time required for CLKA or CLKB oscillator to become valid after last SCLK clock		10	msec
t <sub>9</sub>	set-up	Time required for the data to be valid prior to the rising edge of SCLK	10		ns
t <sub>10</sub>	hold	Time required for the data to remain valid after the rising edge of SCLK	5		ns
t <sub>11</sub>	transition	Time for CLKA or CLKB to go high after assertion of MUXREF	0	t <sub>freq1</sub>	ns
t <sub>12</sub>	transition	Delay of CLKA or CLKB prior to valid $t_{(REF)}$ signal at output	$\frac{t_{(REF)}}{2}$	$3\frac{t_{(REF)}}{2}$	ns
t <sub>13</sub>	transition	Time for CLKA or CLKB to go high after release of MUXREF	0	t <sub>(REF)</sub>	ns
t <sub>14</sub>	transition	Delay of CLKA or CLKB prior to valid $t_{\text{freq2}}$ signal at output	$\frac{t_{freq2}}{2}$	$3\frac{t_{freq2}}{2}$	ns
t <sub>15</sub>	3-state	Time for the output oscillators to go into 3-state mode after OUTDIS signal assertion		12	ns
t <sub>16</sub>	clk valid	Time for the output oscillators to recover from 3-state mode after OUTDIS signal goes high		12	ns

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.

## IC<del>DESIGNS</del>

#### **Timing Diagrams**

Fig. 3: Rise and Fall Times






Fig. 4: Serial Programming Timing



V2.5 (11/15/93) ICD2051 257

Fig. 5: 3-StateTiming





# **Revision History / Credits**

V2.5 (11/15/93) — Final Release Version




## **f2PC** Board

### **High-Performance Frequency Generator**

Low-Cost High-Performance Frequency Generator Module for Your PC

- Accelerates System Design and Testing
- Programmable Frequency
   Range: 320 KHz 120 MHz
- Emulates any Crystal Can Oscillator: Supplied Cable Provides Plug-In Compatibility
- Single- and Dual-Frequency Capability
- 3-State Capability
- Controlled through Parallel Port of any DOS-Compatible Personal Computer
- Supplied Configuration Control Program to Set Frequencies
- Uses ICD2051
   Dual Programmable
   Oscillator Chip
- Excellent Vehicle to Evaluate IC DESIGNS Frequency Synthesis Technology





#### General

The f2PC Board is an inexpensive yet highly accurate frequency generator which attaches directly to the parallel port of a DOS-compatible PC. Designed for the engineering lab bench, the f2PC Board delivers output frequencies from 320 KHz to 120 MHz. The f2PC Board can be used to prototype unusual or high-frequency crystal can oscillators which are expensive or hard to find — or it can function as a variable-frequency oscillator to test the operational limits of a prototype system.

#### **Emulates any Crystal Can Oscillator**

The f2PC Board acts as an in-circuit emulator for any crystal can oscillator; its emulator cable plugs directly into the 4-pin footprint of the crystal can on the system board. The f2PC Board emulates both single- and dual-frequency crystal cans, including those with 3-state capabilities. Using the f2PC Configuration Control Program, one simply specifies the desired target frequency and the f2PC board automatically outputs that value to the system under test.

#### Single-Chip Dual Oscillator Saves PCB Real Estate

At the heart of the f2PC Board is the ICD2051 Dual Programmable Oscillator device, a single-chip dual-frequency synthesizer. Using a single input frequency as a reference, it produces four output frequencies from two independently programmable oscillators (CLKA and CLKB). The ICD2051 is available as a catalog component from IC DESIGNS in a 16-pin SOIC package. Because it requires no external filter components, the ICD2051 takes up minimal real estate on a printed circuit board.

### **Highly Accurate Frequency Synthesis**

The output frequencies ( $F_{out}$ ) synthesized by the ICD2051 are directly related to the input reference frequency  $f_{(REF)}$  as follows:

$$f_{(OUT)} = (2 \times f_{(REF)} \times \frac{P}{Q})$$

where P and Q represent integers. For any programmed output frequency, the f2PC Board will always produce a highly accurate value well within 0.1% (1000 ppm) of the target.



#### **f2PC Board Product Contents**

System Hardware — PCB and I/O Cables

- One (1) f2PC Board (3.1" x 1.7")
- One (1) parallel port host cable (6' long)
- One (1) 4-pin crystal can emulator cable (3" long)

System Software — Configuration Control Program (F2PC.EXE)

- 3.5" System Disk
- 5.25" System Disk

#### Documentation

- f2PC Board User's Guide
- ICD2051 Dual Programmable Oscillator Datasheet

#### **f2PC Board General Specifications**

Technology	Voltage-controlled oscillator with phase-locked loop and integrated loop filter
I/O buffers	CMOS
Programming method	22-bit serial word
Power supply	Regulated: 5 VDC (±5%) — via emulator cable Unregulated: 9–15 VDC — via wallbug
Operating temperature range	0°C – 70°C
Reference frequency	14.31818 MHz (external crystal)
Dual channel outputs (all with 3-state control)	Channel A: CLKA, CLKA/2, CLKA/4 Channel B: CLKB
Output frequency range (CLKA and CLKB)	320 KHz – 120 MHz
Accuracy <sup>a</sup>	$f_{(OUT)} = 2 \times f_{(REF)} \times \frac{P}{Q}$
Host requirements	Any IBM PC or compatible computer with parallel port

a. P and Q are 7-bit counters. The f2PC Board normally produces an output frequency within 0.1% (1000 ppm) of the desired output frequency.

V1.3 (11/15/93) **f2PC Board 263** 



# **Revision History / Credits**

V1.3 (11/15/93) — Final Release Version

# QuiXTAL Embedded Crystal Products



5 – QuiXTAL Embedded Crystal Products 26			
ICD6233	One-Time Programmable Clock Oscillator	267	
ICD6151	Dual Programmable Clock Oscillator	275	
ICD6053	3-State HCMOS Programmable Clock Oscillator	277	



## ICD6233

### **One-Time Programmable Clock Oscillator**

HCMOS/TTL Metal Can Oscillator with One-Time Frequency Programmability

- Industry Standard Package Footprint
- Frequency can be Programmed One Time to Values in a Wide Frequency Range (600 KHz – 120 MHz)
- Example Applications:
  - Replace Custom-Frequency
     Metal Can Oscillators
  - Reduce Time to Market
  - Prototype with Custom Frequencies
- · Output can be 3-Stated
- Output Enabled if Pin 1 Left Floating
- Grounded Metal Cover Reduces EMI
- Internal Bypass Capacitors no External Components Required
- Reduces Inventory Needs
- Drives 80386, 80486 & 68030 (10 TTL or 50pF)
- Sophisticated Internal Loop-Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 5V Operation CMOS Technology which Drives HCMOS and TTL Levels
- Available in 14-Pin Metal Can





Contents		Figures	
Introduction	269	1: Pin Descriptions	270
Pin & Signal Descriptions	270		
Ordering Information	271	Tables	
Device Specifications  Electrical Data	272	1: Signal Descriptions	270
Revision History / Credits	274	2: Order Codes	271
		3: Absolute Maximum Ratings	272
		4: DC Characteristics	272
		5: AC Characteristics	273



## Introduction


The ICD6233 may be programmed one time for an output in the range of 600 KHz to 120 MHz. At manufacturing time, the desired output frequency is programmed by blowing an internal fuse-link PROM.

V1.1 (11/15/93) ICD6233 269



## **Pin & Signal Descriptions**

Fig. 1: Pin Descriptions



**Table 1: Signal Descriptions** 

Pin#	Signal	Function
1	OUTDIS -or- N.C.	3-State disable CLKOUT; floats high (output enable) if No Connection
7	GND	Ground
8	CLKOUT	Clock Oscillator Output
14	VDD	+5 Volts

# **Ordering Information**

**Table 2: Order Codes** 

Part Number	Package Type	<b>Temperature Range</b>	<b>Clock Output Options</b>
ICD6233	M = 14-Pin Metal Can	C = Commercial <sup>a</sup>	

a. 0°C to +70°C

**NOTE:** Call IC DESIGNS at (800) 669-0557 and specify desired frequency (600 KHz – 120 MHz) and output (TTL or CMOS).

17



## **Device Specifications**

#### **Electrical Data**

**Table 3: Absolute Maximum Ratings** 

Name	Description	Min	Max	Units
$V_{\mathrm{DD}}$	Supply voltage relative to GND	4.75	5.25	Volts
$V_{IN}$	Input voltage with respect to GND	-0.5	$V_{DD} + 0.5$	Volts
T <sub>STOR</sub>	Storage temperature	-55	+125	°C
$T_{SOL}$	Max soldering temperature (10 sec)		+260	°C
$P_{ m DISS}$	Power dissipation		375	mWatts

NOTE: Above the Maximum Ratings, the useful life may be impaired. For user guidelines, not tested.

**OPERATING RANGE:**  $V_{DD} = +5V \pm 5\%$ ;  $0^{\circ}C \le T_{AMBIENT} \le 70^{\circ}C$  (This applies to all specifications below.)

**Table 4: DC Characteristics** 

Name	Description	Min	Max	Units	Conditions
$I_{DD}$	Supply Current		5.0	mA	$V_{DD} = Max, 3$ -state
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -4.0 \text{ mA}$
$V_{OL}$	Output Low Voltage		0.4	V	$I_{OL} = 4.0 \text{ mA}$
$V_{IH}$	Input High Voltage	2.0		V	
$V_{IL}$	Input Low Voltage		0.8	V	
$I_{IH}$	Input High Current		100.0	μΑ	$V_{IH} = V_{DD}$
$I_{IL}$	Input Low Current		-250.0	μΑ	$V_{IL} = +0V$
$I_{OZ}$	Output Leakage		10.0	μΑ	3-state



**Table 5: AC Characteristics** 

Symbol	Name	Description	Min	Тур	Max	Units
t <sub>2</sub>	output period	5V operation	7.4 135 MHz		1666.7 600 KHz	ns
t <sub>3</sub>	output duty cycle	Duty cycle for output pads $(t_3 + t_2 @ CMOS V_{TH} \text{ of } V_{DD} \div 2)$	40		60	%
t <sub>4</sub>	rise time	Output oscillator rise time			3.5	ns
t <sub>5</sub>	fall time	Output oscillator fall time			3.0	ns
t <sub>7</sub>	power-up	Time for output to become valid		10	15	msec

**NOTE:** Input capacitance is typically 10pF, except for the crystal pads.

V1.1 (11/15/93) ICD6233 273



# **Revision History / Credits**

V1.1 (11/15/93) — Final Release Version




## ICD6151

### **Dual Programmable Clock Oscillator**

Single-Chip Dual Programmable Oscillator Replaces Traditional Can Oscillators in Multi-Frequency or Variable Frequency Environments

- 2 Independent Programmable Clock Outputs (A & B) Ranging from 320 KHz – 115 MHz
- Individually Programmable Oscillators Using a 22-bit Serial Word
- Low-Skew ÷1, ÷2 and ÷4 CLKA Outputs, as well as Reference Frequency (XBUF)
- Glitch-Free Frequency Transitions
- HCMOS Levels
- 3-State Enable/Disable
- Low Power Consumption Makes Device Ideal for Power and Space Critical Applications
- Sophisticated Internal Loop Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- 5 Volt Operation
- Available in 14-Pin Metal Can





## ICD6053

### 3-State HCMOS Programmable Clock Oscillator

Single-Chip Programmable Oscillator Replaces Traditional Can Oscillators in Variable Frequency Environments

- Frequency Range:
   360 KHz 120 MHz
- Programmable Oscillator
   Using a 2-Wire Serial Interface
- Glitch-Free Frequency Transition
- Low Power Consumption Makes Device Ideal for Power and Space Critical Applications
- Sophisticated Internal Loop Filter Requires no External Components or Manufacturing "Tweaks" as Commonly Required with External Filters
- HCMOS Levels
- 3-State Enable/Disable
- 5V Operation
- · Available in 14-Pin Metal Can



### f

# **Application Notes**



Contents	Externally Driven Crystal Oscillator	295
Power Feed and Board Layout Issues 281 Introduction	Introduction Benefit: Reduced Loading of the Sig Source Consideration: Reduced Signal	gnal
Ground Plane Supply Bypass Values	Amplitude Benefit: Restoration of Duty Cycle Proof of Performance	
Supply Filters Sockets	Consideration: Capacitor Value Consideration: 3V Input Waveform	
Placement Bypass Diagram Examples	Revision History / Credits	298
Minimizing Radio Frequency Emissions 285	Figures	
Introduction Harmonics and their Suppression	1: Separate Analog/Digital Supply Devices	284
Good Design Practice Output Series Loading	2: Combined Analog/Digital Supply Devices	284
Product Level Enhancements Concluding remarks	3: Using a Three-Terminal Regulator	284
Typical Implementation (Using ICD2023 as Example)	4: Schematic Diagram	287
ECL Outputs 289	5: Parts Layout	287
Introduction	6: PC Board (Back)	288
Power Supplies (PECL vs. ECL) ECL Advantages	7: PC Board (Front)	288
Pad Structure Logic Levels	8: Differential ECL Output Driver	291
Output Routing and Board Layout Issues Terminating Resistor Values	9: Single-Ended Output Driver	291
Summary  Crystal Oscillator Topics 292	10: Reduced Signal Source Loading	295
Parallel vs. Serial Resonant Oscillator Circuits Specifying a Custom Parallel-Resonant	11: Duty Cycle Restoration	296
Crystal  Accuracy Considerations for Time-	Tables	ATTENDED SETT A
Keeping in PC Design Selecting a High-Accuracy Reference Crystal	1: Recommended Bypass Diagram	283

V1.6 (11/15/93)

## **Power Feed and Board Layout Issues**

#### Introduction

The IC DESIGNS monolithic oscillator family offers new approaches to PC board clock generation. Outputs can be changed "on the fly" from below 1 MHz to above 120 MHz (depending on the device); some devices have multiple output channels.

The benefits can only be realized, though, if adequate attention is paid to grounding, layout and bypass issues. Guidelines for these issues are covered in this Application Note.

#### **Ground Plane**

Ground is an extremely important circuit reference, but at VHF frequencies, a routing trace will normally not reference exactly the same voltage at different points along its length.

Ground planes perform well at high frequencies. The 100% metal area inhibits the appearance of noise voltage. On a 2-layer board, IC DESIGNS requires a ground plane on the component side, with routing on the solder side.

"Cutting out" the plane around the chip is theoretically justified, since it isolates noise appearing across the plane; however, such noise is usually low enough to make a local cut-out unnecessary.

All ground pins on the chip (analog and digital) should be tied directly to this plane.

### **Supply Bypass Values**

With the chip ground established, the next issue is applying power. The supply should be as clean and quiet as possible, since supply variations affect oscillators and reduce output purity.

Some IC DESIGNS products include both analog and digital power pins. More noise can be tolerated on digital than on analog power, since the analog power feeds the synthesizer core.

At a digital power pin, high-frequency noise will be reduced sufficiently with an ordinary  $0.1\mu$ F ceramic bypass capacitor. The bypass should be located very close to the chip, i.e., within 0.1" to 0.2".

With analog power pins or devices with a single power pin, a parallel combination of low and high value capacitors yields the best results  $(2.2\mu F/0.1\mu F)$ , or  $2.2\mu F/0.01\mu F)$ , because the capacitors are then resonant at different frequencies.

V1.6 (11/15/93) **281** 

6



### **Supply Filters**

Supply bypass suppresses high-frequency noise to a degree, but noise at kiloHertz frequencies can still pose a problem. Disk drives, for example, can cause supply shifts that degrade output purity.

To deal with these problems, IC DESIGNS recommends some form of power supply filtering.

One fairly basic technique is to use a  $22\Omega$  resistor in series in conjunction with a  $2.2\mu F$  tantalum capacitor to ground. This RC filter will attenuate lower-frequency noise. The tantalum capacitor should be paralleled by a smaller one (see *Supply Bypass Values* on page 281). This method works well if the pin draws a moderate current (such as analog  $V_{DD}$  pins); at currents in the 25 mA range or above, supply drop may be a problem unless special arrangements have been made with IC DESIGNS.

Another technique involves drawing from a +12V supply. Such a supply has inherently lower noise, and if it is fed to a Zener diode through a series resistor, the supply noise rejection is very high. A possible combination is a 5.1V 1N5231B and a  $180\Omega$  resistor. Bypass to ground should be included just as with the  $22\Omega$  series resistor. (See *Table 1: Recommended Bypass Diagram* on page 283 and *Bypass Diagram Examples* on page 284.)

The most effective technique is to install a three-terminal regulator such as a 78L05, operating from +12V. With suitable bypass capacitors, virtually no noise will get through from DC to high frequencies.

#### **Sockets**

Sockets are often necessary during development, and the IC DESIGNS synthesizers are tolerant of them. But for production boards, sockets are not recommended, since extra lead length leads to more noise and reduces output signal purity.

**282** V1.6 (11/15/93)



### **Placement**

After the power conditioning parts are tightly placed, the next important consideration is to place the synthesizer near the devices to be clocked.

Even though the IC DESIGNS part produces a clean signal, it will not remain so if transmitted carelessly. Long routings lead to ringing, phase shift and level variations. IC DESIGNS recommends placing the part with a maximum run of 3–4 inches, less if possible. It is also important to isolate the output trace(s) as much as possible from parallel signal runs.

**Table 1: Recommended Bypass Diagram** 

Device	Fig. 1	Fig. 2	Fig. 3
ICD2023	1		٧
ICD2025	√		1
ICD2027	1		1
ICD2028	<b>V</b>		1
ICD2042A	<b>V</b>		<b>V</b>
ICD2051		√	
ICD2061A	\ \		<b>V</b>
ICD2062A/B	<b>V</b>		V



## **Bypass Diagram Examples**




Fig. 1: Separate Analog/Digital Supply Devices




Fig. 2: Combined Analog/Digital Supply Devices




Fig. 3: Using a Three-Terminal Regulator



## **Minimizing Radio Frequency Emissions**

#### Introduction

The United States stringently tests all new electronic products for RF emissions through FCC Part 15. As digital clock signals approach broadcast frequencies (The FM radio band is 88-108 MHz), proper attention to design and layout becomes increasingly important.

## **Harmonics and their Suppression**

Much of the difficulty lies in the square-wave nature of digital clock signals. It is usually not the fundamental, but rather the odd harmonics, which radiate the most. This means that an 80 MHz design might fail, not at 80 MHz, but rather at 240 MHz. These higher frequencies are difficult to predict, and so a solution can only be found by repeated testing of various design techniques. These techniques will minimize radiation of the higher-frequency harmonics.

## **Good Design Practice**

Good power supply bypassing and tight layout technique are important: bypass capacitors tight against the power pins; ground connections directly contacting a full ground plane. Please refer to the individual data sheets, as well as to the Application Note titled *Power Feed and Board Layout Issues* on page 281.

It is good practice to load oscillators as lightly as possible. Load capacitance increases switching currents and increases emissions from the power supply. One should never deliberately add output capacitance.

Possibly the most important technique is to limit the trace length of the highest-frequency signal, which should run 1–2" at most; every additional inch makes a trace a more effective antenna. This effect may be modest at frequencies in the 10–20 MHz range, but might cause failure with 50–100 MHz clocks.

It is crucial that the system be on a ground plane. Traces make much poorer antennae if they lie over a continuous sheet of ground. Unfortunately, two-sided boards are more likely to fail emissions testing.



## **Output Series Loading**

Output harmonics can be reduced by adding series resistance or a ferrite bead. The added impedance reduces the harmonics in the output signal, also improving the termination of reflected signals in the output. Since ferrite beads are more expensive, a series resistor could be tried first. This should be at least  $22\Omega$ , more if circumstances allow—keeping in mind that too much resistance (greater than  $150\Omega$ ) can lead to unacceptably low logic levels. To check this, take the series-R, estimate the capacitive load C, and verify the following:

$$F_{clock} \le \frac{1}{(2\pi \cdot R_{series} \cdot C_{load})}$$

The above is just a general guideline. One can also observe the final digital clock waveform by using low-capacitance active probes, raise R until failure occurs, then use a significantly lower value.

One should place series loads by the clock generator, since they are largely ineffective farther down the trace length. REMEMBER: these parts are usually not necessary, but it is good strategy to include them if RF testing becomes a problem.

#### **Product Level Enhancements**

If the problem is unaffected by board-level changes, one can often improve the product cabinetry. For example, plastic panels can be made conductive with a spray coating, keypads can be shielded.

Emissions often travel through the power supply and out via the power cord. A large internal ferrite bead on the power feeds may get the device through testing. The test lab staff can often help with such quick fixes.

## **Concluding remarks**

Above all, keep in mind that the clock generator by itself neither passes nor fails emissions. Passing or failure is based on cumulative performance, including bypass, board layout, supply wiring, product packaging, output frequencies and application.

Careful procedure and good design practice will ensure that compliance is attained.



## Typical Implementation (Using ICD2023 as Example)




Fig. 4: Schematic Diagram




Fig. 5: Parts Layout




Fig. 6: PC Board (Back)




Fig. 7: PC Board (Front)

## **ECL Outputs**

#### Introduction

The IC DESIGNS oscillator family features ECL-compatible outputs in products such as the ICD2062. These outputs allow clocking at frequencies above 160 MHz, with all the inherent advantages of differential ECL signal transmission.

This Application Note covers the principal advantages of using ECL outputs and makes recommendations concerning layout and wiring methods for parts such as the ICD2062.

## Power Supplies (PECL vs. ECL)

The ECL VDD and VEE pins have traditionally been powered from a -5.2V supply,  $V_{DD}$  being grounded and  $V_{EE}$  set at -5.2V — the intent is to achieve the lowest  $V_{DD}$  noise by grounding the  $V_{DD}$  pins. In more recent designs, however, ECL is often used with +5.0V instead of -5.2V. Since  $V_{DD}$  noise is not a major concern, this permits the use of a standard logic supply. This Application Note will focus on +5.0V ECL designs (sometimes called PECL).

## **ECL Advantages**

As clock speeds rise beyond 100 MHz, the advantages of using ECL become more obvious. Most of these advantages involve the use of differential signal transmission.

Differential signals are less susceptible to ground noise problems, as all noise becomes common-mode. Single-ended CMOS is much more susceptible, since ground bounce and other noise affect logic thresholds, degrading noise immunity. ECL signals remain unaffected, since noise rides on both signals as an average level. Logic levels are also less critical, since the threshold is a differential zero volts, which can tolerate significant signal attenuation. Differential circuits also tend to generate less noise in the power supply.

ECL is designed with termination resistors which allow high-frequency signals to propagate with minimal overshoot and reflection.

These advantages are most pronounced in a bipolar implementation, but many of the same benefits can be realized in CMOS designs.

....

h



#### **Pad Structure**

Referring to Fig. 8: Differential ECL Output Driver on page 291, transistors Q1 and Q2 form differential ECL output drivers. Unlike single-ended outputs (See Fig. 9: Single-Ended Output Driver on page 291), N-type transistors are not required, since termination resistors are always present and serve as pull-downs.

The ECL output drive logic guarantees that, when Q1 switches ON, Q2 switches OFF (and vice-versa), A complementary logic state is always maintained, assuring a constant supply draw in either output state.

## **Logic Levels**

The differential logic swings are approximately 4.5V to 3.0V. This is more than adequate, since bipolar ECL is typically 4.3V to 3.2V. If the termination resistors are reduced from the  $220\Omega/330\Omega$  suggested values, the high-side swing can be reduced somewhat.

## **Output Routing and Board Layout Issues**

ECL signals maintain their integrity over long routing distances. A 100 MHz single-ended trace should be limited to a few inches, but ECL can travel several feet at that frequency. This is due to ECL's termination resistors at the receiving devices.

For good signal integrity, ECL traces are laid out in pairs, with a small separation (about a trace width); this results in a characteristic impedance of  $100-150\Omega$ . This transmission line layout also helps minimize RF emissions, since the differential signal fields cancel when closely routed over a ground plane.

The clock generator must be bypassed at the supply pins, as should the parts to be clocked. Terminating resistors should also be bypassed separately if they are not located near a bypass capacitor.

## **Terminating Resistor Values**

The  $220\Omega/330\Omega$  values represent a trade-off between low power draw and best high-frequency performance. For frequencies above 80 MHz, they may pull down too weakly, resulting in inadequate signal swing. These values can go as low as  $68\Omega/100\Omega$  at 160 MHz (always maintaining an approximate 2:3 ratio). Low values work satisfactorily at both low and high frequencies, the only drawback being a higher current drain.



## **Summary**

A general overview of ECL logic has been presented, with emphasis on the interface of ECL logic to +5V powered CMOS clock generators. Should additional support be required, contact IC DESIGNS for assistance.




Fig. 8: Differential ECL Output Driver




Fig. 9: Single-Ended Output Driver



## **Crystal Oscillator Topics**

### Parallel vs. Serial Resonant Oscillator Circuits

All frequency synthesis components from IC DESIGNS require a reference frequency, usually provided by a quartz crystal. The on-board crystal oscillators are parallel-resonant designs. Although most oscillator circuits are designed to use parallel-resonant crystals, most inexpensive "off-the-shelf" crystals are series-resonant devices. Accordingly, many oscillator applications (such as CPU clock/timer designs) often run about 0.05% too fast.

When a crystal is manufactured, the manufacturing specs must specify the type of oscillator circuit in which it is intended to be used. The two types will result in a difference in the output frequency of approximately 500 ppm (0.05%). To guarantee accurate output, the spec must therefore take this difference into account when the crystal is manufactured.

For maximum accuracy, a parallel-resonant crystal of the proper specification will be required. Whether or not the extra cost is justified depends on the application. In many cases, an error of 0.05% is acceptable; in applications such as time-keeping, however, it often is not.

## **Specifying a Custom Parallel-Resonant Crystal**

To order a specially made crystal, the correct spec to give the vendor is parallel-resonant, plus a value for the load capacitance presented by the oscillator. As an example, the correct specification crystal oscillator would read as follows:

Type = Parallel-resonant Freq = 14.31818 MHz $C_{load} = 17 \text{pF}$ 

As an alternative to a custom crystal, parallel-resonant crystals with a specified  $C_{load} = 20 pF$  may be available from dealer stock. Such a crystal may be a viable alternative to a custom crystal, offering only slightly less accuracy at lower unit cost.

## **Accuracy Considerations for Time-Keeping in PC Design**

Time-keeping is a stringent application, where a 50 ppm error in reference frequency produces a real-time clocking error of 2 minutes per month. In many personal computer applications, both 32.768 KHz and 14.31818 MHz are used for time-keeping. Highly accurate values of both these frequencies are therefore required.

Most IC DESIGNS frequency synthesis components produce a 14.31818 MHz signal on one or more output pins. However, as previously pointed out, the accuracy of these outputs will depend upon proper specification of the 14.31818 MHz reference crystal by the designer. Correctly specifying the reference crystal is therefore important in time-keeping applications.

Some IC DESIGNS components also offer an additional output from an on-board 32.768 KHz oscillator. This oscillator is designed to work with an industry-standard 32.768 KHz crystal specified as parallel-resonant,  $C_{load} = 12pF$  and is readily available from dealer stock, so the resulting output should always be accurate enough for time-keeping applications.

## **Selecting a High-Accuracy Reference Crystal**

#### **Background**

Our monolithic oscillator products deliver a wide range of output frequencies, replacing many individual quartz oscillators. And yet, *one* quartz crystal is needed to set the reference frequency, usually 14.31818 MHz. In this section, the emphasis is on maximizing the accuracy of the reference. Specific part numbers will be named, and a worst-case analysis performed.

### **Changing Requirements**

IC DESIGNS' earliest design-ins did not specifically recommend a parallel-resonant crystal instead of the more common (but less suitable) series-resonant type. Such designs tended to have error rates of 500–600 ppm.

This was acceptable at the time because VGA monitors can tolerate a pixel frequency deviation of 1% from nominal (10,000 ppm!), so reference accuracy was not an major factor.

Today, however, IC DESIGNS' expanding product line targets many time-critical applications, such as Ethernet systems, where the reference frequency must be held within  $\pm 100$  ppm over the operating temperature range.

U



#### **Crystal Specifics**

Earlier in this App Note, we recommend specifying a parallel-resonant crystal, with load capacitance ( $C_{load}$ ) of 17–20pF. Here are some specific part numbers for surface-mount devices:

- Fox Crystal # FPX143-20 With C<sub>load</sub> = 20pF, it is close enough to our 17pF spec to be only 35 ppm high. If a tighter initial accuracy is desired, one can add two external load capacitors to ground, or specify a different load capacitance. Telephone: (813) 693-0099.
- Epson America # MA-506 14.318M-B This sells off-the-shelf with  $C_{load} = 16 pF$ . In our lab, we find them to be nominally on target; they are the best off-the-shelf match available. Telephone: (310) 782-0770.

#### **Drive Level Precautions**

Any quartz crystal is subject to mechanical failure if oscillated at an excessive voltage level. For a CMOS amplifier, the drive level is around 700 $\mu$ W. However, the parts are tested at 100 $\mu$ W; fortunately, a maximum rating exists of 1000–2000 $\mu$ W.

DO NOT use any crystal which does not have a 1000µW rating! It may drift excessively, or even become a delayed failure mechanism.

#### **Ethernet Error Budget Analysis**

We can guarantee ±100 ppm worst case with the Epson #MA-506 14.318M-B. This is important for products like the ICD2028. To verify this, one simply adds up the relevant sources of error in an error budget (This is true for any crystal.):

SOURCE OF ERROR	<b>AMOUNT</b>
Crystal frequency tolerance	$\pm$ 50 ppm
Crystal temperature tolerance	± 30
ICD2028 frequency tolerance	± 05
ICD2028 temperature tolerance	± 06
ICD2028 supply tolerance	± 03
	± 94 ppm

Since this is close to the limits, one can also look at a (well respected) "Monte Carlo Analysis," which says that, if a number of uncorrelated variables are changing randomly, it is not reasonable to add up the individual worst-case figures to come up with an aggregate worst-case value.

Instead, if one has n variables, X1, X2, ... Xn, all varying randomly and independently, then the overall variation is:

$$X_{total} = \sqrt{X_1^2 + X_2^2 + \dots + X_n^2}$$

According to this calculation, the design will remain within 59 ppm, which will be trouble-free in production.



## **Externally Driven Crystal Oscillator**

### Introduction

Most IC DESIGNS products include a reference oscillator. XIN and XOUT pins interface the crystal to an on-chip amplifier and loading capacitors.

In many cases, the part is not tied to a crystal, but is instead driven from an external signal source. In such cases, it is recommended that the signal be coupled via a small series capacitor.

This document describes the benefits of a coupling capacitor, as well as other associated considerations.

## **Benefit: Reduced Loading of the Signal Source**




Fig. 10: Reduced Signal Source Loading

As can be seen, the two internal capacitors are each 34pF; if  $C_i$ 1 is not present, this means that the frequency source effectively drives  $C_{eff}$  = 34pF, where  $C_{eff}$  is the effective load capacitance seen by the driver.

Adding  $C_{i1}$  makes  $C_{eff}$  a series combination of  $C_{i1}$  and  $C_{i2}$ , which reduces  $C_{eff}$  according to the formula:

Equation 1: 
$$C_{eff} = \frac{C_{i1} \cdot C_{i2}}{C_{i1} + C_{i2}}$$

Substituting  $C_{i1} = 22pF$  and  $C_{i2} = 34pF$  results in a  $C_{eff}$  of 13.4pF

In the above example,  $C_{eff}$  is reduced by 62%, which results in less loading of the frequency source, less power supply noise and thus improved signal transition times.

## **Consideration: Reduced Signal Amplitude**

The only penalty is reduced signal amplitude at XIN according to the formula:

Equation 2: 
$$V_{i2} = V_{i1} \cdot \frac{C_{i1}}{C_{i1} + C_{i2}}$$

Substituting  $C_{i1} = 22pF$ ,  $C_{i2} = 34pF$  and  $V_{i1} = 5V_{PP}$  results in a  $V_{i2}$  of 2.0 $V_{PP}$ .

In the example above, the amplitude has been reduced to  $2V_{PP}$  at XIN, but this is not a problem, since the linear inverter  $G_1$  biases and re-amplifies the signal.

### **Benefit: Restoration of Duty Cycle**




Fig. 11: Duty Cycle Restoration

In the above schematic,  $G_2$  buffers the XOUT signal for use on the die.  $G_1$  and  $G_2$  have matched characteristics. The inverting gain is roughly 10, and biasing for  $V_{in} = V_{out}$  is close to  $V_{DD} \div 2$ .

The matched characteristics and the R-C components work to restore the duty cycle, the mechanism being the AC gain of roughly -10 and its effect on DC biasing. The XOUT DC level is fed back to XIN via resistor  $R_b$ . The resultant feedback loop is stable with a gain of 10, regulating the average DC level of XOUT.

The restored duty cycle can be seen after it has been through  $G_2$ ; on most devices, this is the XBUF pin.



#### **Proof of Performance**

The above has been seen to work well at various design-ins. Rather than attempting a rigorous mathematical proof, however, we have opted for substantiating the performance in a conceptual manner. Some proof is needed, since a sharp square wave at XOUT would not be duty-cycle regulated.  $G_2$  could not alter the timing of steep transients.

For duty cycle regulation to occur, the waveform at XOUT must be "well-rounded". This is achieved by the load capacitor  $C_0$  and by the high output impedance of  $G_1$  (which is approximately  $1K\Omega$ ).

If the waveform at XOUT has a duty cycle in the vicinity of 50% (about 35–65%), and if it is well-rounded, then the output waveform will be biased up or down by the feedback biasing effects.

The regulation is not perfect, but in practice the output remains close to 50% over a wide variation in input waveform values.

## **Consideration: Capacitor Value**

Duty cycle regulation is reduced by  $G_1$  saturating near  $V_{DD}$  or Ground. To keep  $G_1$  linear as much as possible,  $C_{i1}$  should not be too large; a smaller  $C_{i1}$  reduces signal amplitude, thus improving linearity. Values in the range 10–22pF may be used, although at 10pF, the signal may become noise corrupted. For best results, one should keep the part well bypassed and locate  $C_{i1}$  as close as possible to the XIN pin.

## **Consideration: 3V Input Waveform**

Sometimes the reference signal is part of a 3V system, with an IC DESIGNS part running on 5V; this is another situation in which capacitor coupling is recommended. With the device and the reference driver powered by 5V, good results can be obtained with  $C_{i1} = 22pF$ . The resultant amplitude at XIN is 2VPP.

If the input signal amplitude is  $3V_{PP}$ , IC DESIGNS prefers to maintain a 2VPP amplitude at XIN. The pertinent formula is *Equation 2*: on page 296, which calculates reduced signal amplitude.

Using  $C_{i1} = 68pF$ ,  $C_{i2} = 34pF$  and  $V_{i1} = 3VPP$ , this yields a value of  $V_{i2} = 2VPP$ .

Thus, we recommend a value of 68pF. The designer should verify the waveforms with an oscilloscope, making any needed design-specific changes.



# **Revision History / Credits**

V1.6 (11/15/93) — Final Release Version

# **Quality Assurance and Reliability**

## **Contents**

#### Introduction

301

**Product Design and Development** 

**Product Qualification Testing** 

**Product Quality** 

**Subcontractor Manufacturing Controls** 

**Product Reliability Monitoring** 

Electrostatic Discharge Susceptibility

**Product Flow Chart** 

General Testing Philosophy

**Revision History / Credits** 

305



## Introduction

IC DESIGNS is an industry leader in frequency synthesis technology and custom-designed programmable clock generators for personal computers and mass storage systems. This achievement has been the result of creative design and emphasis on product excellence. Now a division of Cypress Semiconductor, IC DESIGNS gains added support for product excellence. Cypress Semiconductor is a leader in the design, development and manufacture of a broad line of high-performance digital integrated circuits, using proprietary 0.65- and 0.8-micron CMOS and BiCMOS technologies.

Cypress corporate views for quality and reliability are shared by IC DESIGNS. Product excellence does not occur by merely following the industry norms: it begins by being better than one's competitors, with better designs, processes, controls and materials.

Some of the techniques used to ensure product excellence are the following:

- Product reliability is built into every product design, starting from initial design conception.
- Product quality is built into every step of the manufacturing process by the use of statistical process control and inspections at critical process steps.
- Quality inspections and reliability performance checks are performed on finished product to
  ensure that finished product quality requirements are met.
- Field data test results are encouraged and tracked so that accelerated testing can be correlated to actual use experiences.

## **Product Design and Development**

The design and development process at IC DESIGNS follows defined procedures. These procedures assure that each step of the product development cycle results in a product that provides customer satisfaction at an acceptable price, while at the same time building in the highest quality and reliability.

## **Product Qualification Testing**

The quality of each new product is verified by qualification testing in three areas:

- a) **Process Qualification:** Extensive qualification testing is performed by the silicon foundry. Step stress testing on standard evaluation circuits processed with the particular wafer fabrication flow is reported quarterly.
- b) **Die/Design Qualification:** All product designs are qualified by IC DESIGNS. Reliability is verified by subjecting devices to high-temperature operating-life test, electrostatic discharge susceptibility and latch-up resistance.
- c) Package Qualification: All packages used with IC DESIGNS' products are subjected to an initial qualification consisting of a full spectrum of electrical and environmental stress tests. Periodic monitoring is performed to ensure quality and reliability.

V1.4 (11/15/93) **301** 

7



## **Product Quality**

Customer satisfaction and continuous quality improvement are the primary goals of the quality program at IC DESIGNS. The IC DESIGNS Quality Management System has been designed to meet the program requirements of MIL-Q-9858 and ISO 9001. Key objectives of the System are to:

- achieve, maintain and continuously improve the quality of IC DESIGNS' products in relationship to the requirements for quality;
- improve the quality of its own operations, so as to meet all the customer's stated and applied needs;
- provide confidence to internal management that the requirements are being met and maintained, and that quality improvement is taking place;
- provide confidence to the customer that the requirements for quality are being, and will be, fulfilled in the finished product.

## **Subcontractor Manufacturing Controls**

Since the manufacture of IC DESIGNSs products is carried out by wafer fabrication and assembly subcontractors, an essential part of the Quality Management System consists of ensuring that processing adheres to the high quality and reliability standards required by that system. The IC DESIGNS Subcontractor Manufacturing Controls Specification establishes standards which the subcontractors must agree to uphold. The requirements of this specification apply to: procurement of raw materials, process documentation, use of statistical process control, assembly process monitoring, quality conformance testing, handling of nonconforming material and corrective action procedures. With these controls, and with the pre-qualification auditing of new subcontractors prior to their inclusion on the Approved Suppliers List, the customer is assured of high-quality products.

## **Product Reliability Monitoring**

In addition to qualification testing, ongoing process monitoring programs are conducted to ensure that all products comply with the established goals for reliability. Usually, these evaluations consist of operating life test and humidity & temperature cycling. The testing is summarized each quarter and is available to customers.

Statistical process control of assembly operations is summarized each month. This control data is generated for each process in the assembly flow. In addition, reliability monitoring is conducted on a sample basis, where devices are subjected to autoclave, temperature cycle, dye penetration, vapor phase and lead integrity.

## **Electrostatic Discharge Susceptibility**


Electrostatic discharge (ECD)-induced failure has been a generic problem for many high-performance MOS and bipolar products. Although MOS technology experienced oxide reliability failures in its earliest years, this problem has largely been eliminated by means of improved oxide growth techniques and a better understanding of the ESD problem. The effort to protect adequately against ESD failures is per-

turbed by circuit delays associated with ESD protection circuits. Focusing on these constraints, Cypress and IC DESIGNS have developed ESD protective circuitry specific to 1.2-, 0.8-, 0.65- and 0.5-micron CMOS process technology.

IC DESIGNS products are designed to withstand voltage and energy levels found during a typical electrostatic discharge event. However, the user is cautioned to always use the accepted ESD grounding and handling procedures when removing devices from ESD-protected packaging and during subsequent handling.

### **Product Flow Chart**

Manufacturing and test operations applicable to IC DESIGNS products are diagrammed on the following flow chart. Quality control inspections are represented by circles, while manufacturing and test operations are represented by squares.



7



#### **General Testing Philosophy**

This is a summary of the methods which IC DESIGNS uses to guarantee the AC and DC characteristics specified in the datasheets included in this publication.

The following parameters are guaranteed by production testing (wafer sort and final test) with proprietary PC-based testers designed and supported by IC DESIGNS:

Name	Description
$I_{DD}$	Power Supply Current
$t_2$	Output Period
t <sub>3</sub>	Output Duty Cycle
I <sub>OZ</sub>	Output Leakage Current
V <sub>IH</sub>	Input High Voltage
$I_{\mathrm{PD}}$	Power-Down Current
I <sub>BATT</sub>	Battery Stand-by Current
$V_{IL}$	Input Low Voltage
I <sub>IH</sub>	Input High Current
I <sub>IL</sub>	Input Low Current

The following parameters are tested initially and after any design or process changes that may affect these parameters:

Name	Description
$C_{IN}$	Input Capacitance
t <sub>(REF)</sub>	Reference Clock Period
t <sub>4</sub>	Output Rise Time
t <sub>5</sub>	Output Fall Time
t <sub>6</sub> , t <sub>8</sub>	Leading Edge Skew
t <sub>VCO</sub>	Settle Time
t <sub>14</sub>	Time to invoke power-down option
t <sub>15</sub>	Time to revoke power-down option
V <sub>OH</sub>	High-Level CMOS Output
V <sub>OL</sub>	Low-Level Output



## **Revision History / Credits**

V1.4 (11/15/93) — Final Release Version

7

# **Package Information**



Contents		Tables	
14-Pin Packages	309	2: 14-Pin Metal Can Outline	309
16-Pin Packages	310	3: 16-Pin SOIC Outline	310
20-Pin Packages	311	4: 20-Pin SOIC Outline	311

## **14-Pin Packages**

Table 1: 14-Pin Metal Can Outline

8



## **16-Pin Packages**




Table 2: 16-Pin SOIC Outline

## **20-Pin Packages**

**Symbol** MIN **MAX** Package (Lead Count = 20) Α .099 .104 **A**1 .004 .009 AAAAA В .014 .019 Pin 1 C .010 **REF** notch D .505 .512 E .294 .299 .050 **TYP** e .402 Н .419 Lead Count Direction -45° h .025 x L .030 .040 0° 8° K .088 .098 M .020 .030 (Dimensions in inches) N .335 .351

**Table 3: 20-Pin SOIC Outline** 

8



## **Revision History / Credits**

V1.4 (11/15/93) — Final Release Version

#### **Jomestic Direct Sales Offices**

#### orporate Headquarters

Cypress Semiconductor 3901 N. First Street San Jose, CA 95134 (408) 943 – 2600 Telex: 821032 CYPRESS SNJ UD TWX: 910 997 0753 FAX: (408) 943 – 2741

C Designs Division 12020-113th Ave. N.E. Kirkland, WA 98034 (206) 821-9202 FAX: (206) 820-8959

#### labama

Cypress Semiconductor 555 Sparkman Drive, Ste. 1212 Huntsville, AL 35816 (205) 721 – 9500 FAX: (205) 721 – 0230

#### alifornia

Northwest Sales Office Cypress Semiconductor 3901 N. First Street San Jose, CA 95134 (408) 943 – 4867 FAX: (408) 943 – 6860

Cypress Semiconductor 23586 Calabasas Rd., Ste. 201 Calabasas, CA 91302 818) 222 – 3800 FAX: (818) 222 – 3810

Cypress Semiconductor 2 Venture Plaza, Suite 460 rvine, CA 92718 714) 753-5800 FAX: (714) 753-5808

Cypress Semiconductor 12526 High Bluff Dr., Ste. 300 San Diego, CA 92130 619) 755-1976 FAX: (619) 755-1969

#### anada

ypress Semiconductor 701 Evans Avenue 3uite 312 70ronto, Ontario M9C 1A3 416) 620—7276 7AX: (416) 620—7279

#### olorado

Sypress Semiconductor 1704 Harlan St., Suite 360 Jenver, CO 80212 303) 433—4889 AX: (303) 433—0398

#### Florida

Cypress Semiconductor 10014 N. Dale Mabry Hwy. 101 Tampa, FL 33618 (813) 968-1504 FAX: (813) 968-8474

Cypress Semiconductor 255 South Orange Avenue Suite 1255 Orlando, FL 32801 (407) 422-0734 FAX: (407) 422-1976

#### Georgia

Cypress Semiconductor 1080 Holcomb Bridge Rd. Building 100, Ste. 300 Roswell, GA 30076 (404) 998-0491 FAX (404) 998-2172

#### Illinois

Cypress Semiconductor 1530 E. Dundee Rd., Ste. 190 Palatine, IL 60067 (708) 934-3144 FAX: (708) 934-7364

#### Maryland

Cypress Semiconductor 8850 Stanford Blvd., Suite 1600 Columbia, MD 21045 (410) 312-2911 FAX: (410) 290-1808

#### Minnesota

Cypress Semiconductor 14525 Hwy. 7, Ste. 360 Minnetonka, MN 55345 (612) 935-7747 FAX: (612) 935-6982

#### **New Hampshire**

Cypress Semiconductor 61 Spit Brook Road, Ste. 110 Nashua, NH 03060 (603) 891 – 2655 FAX: (603) 891 – 2676

#### New Jersey

Cypress Semiconductor 100 Metro Park South 3rd Floor Laurence Harbor, NJ 08878 (908) 583 – 9008 FAX (908) 583 – 8810

#### New York

Cypress Semiconductor 244 Hooker Ave., Ste. B Poughkeepsie, NY 12603 (914) 485-6375 FAX: (914) 485-7103

#### North Carolina

Cypress Semiconductor 7500 Six Forks Rd., Suite G Raleigh, NC 27615 (919) 870-0880 FAX: (919) 870-0881

#### Oregon

Cypress Semiconductor 8196 S.W. Hall Blvd. Suite 100 Beaverton, OR 97005 (503) 626 – 6622 FAX: (503) 626 – 6688

#### Pennsylvania

Cypress Semiconductor Two Neshaminy Interplex, Ste. 206 Trevose, PA 19053 (215) 639 – 6663 FAX: (215) 639 – 9024

#### Texas

Cypress Semiconductor 333 West Campbell Rd., Ste. 240 Richardson, TX 75080 (214) 437 –0496 FAX. (214) 644 –4839

Cypress Semiconductor Great Hills Plaza 9600 Great Hills Trail, Ste. 150W Austin, TX 78759 (512) 502 – 3023 FAX: (512) 338 – 0865

Cypress Semiconductor 20405 SH 249, Ste. 216 Houston, TX 77070 (713) 370-0221 FAX: (713) 370-0222

#### Virginia

Cypress Semiconductor 3151C Anchorway Court Falls Church, VA 22042 (703) 849-1733 FAX: (703) 849-1734

#### **Domestic Sales Representatives**

#### Alabama

Giesting & Associates 4835 University Square Suite 15 Huntsville, AL 35816 (205) 830-4554 FAX: (205) 830-4699

#### Arizona

Thom Luke Sales, Inc. 9700 North 91st St., Suite A-200 Scottsdale, AZ 85258 (602) 451-5400 FAX: (602) 451-0172

#### California

TAARCOM 451 N. Shoreline Blvd. Mountain View, CA 94043 (415) 960-1550 FAX: (415) 960-1999

TAARCOM 735 Sunrise Ave., Suite 200 Roseville, CA 95661 (916) 782-1776 FAX: (916) 782-1786

#### Canada

bbd Electronics, Inc. 6685-1 Millcreek Dr. Mississauga, Ontario L5N 5M5 (416) 821-7800 FAX: (416) 821-4541

bbd Electronics, Inc. 298 Lakeshore Rd., Ste. 203 Pointe Claire, Quebec H9S 4L3 (514) 697—0801 FAX: (514) 697—0277

bbd Electronics, Inc. — Ottawa (613) 564-0014 FAX: (416) 821-4092

bbd Electronics, Inc. — Winnipeg (204) 942-2977 FAX: (416) 821-4092

#### Western Canada

Microwe Electronics Corporation 5330 Wallace Avenue Delta, British Columbia V4M 1A1 (604) 943-5020 FAX: (604) 943-8184

#### Connecticut

HLM 3 Pembroke Rd. Danbury, CT 06810 (203) 791 – 1878 FAX: (203) 791 – 1876

#### Florida

CM Marketing 252 Springs Colony Circle, Unit 382 Altamonte Springs, FL 32714 (407) 682-7709 FAX: (407) 682-7995 CM Marketing 202 West Bearss Avenue Suite 220 Tampa, FL 33613 (813) 264-9707 FAX: (813) 962-1445

CM Marketing 664 Hollows Circle Deerfield Beach, FL 33442 (305) 429-8626 FAX: (305) 429-3440

#### Georgia

Giesting & Associates 2434 Highway 120 Suite 108 Duluth, GA 30136 (404) 476-0025 FAX: (404) 476-2405

#### Illinois

Micro Sales Inc. 901 W. Hawthorn Drive Itasca, IL 60143 (708) 285-1000 FAX: (708) 285-1008

#### Indiana

Technology Mktg. Corp. 1526 East Greyhound Pass Carmel, IN 46032 (317) 844—8462 FAX: (317) 573—5472

Technology Mktg. Corp. 4630-10 W. Jefferson Blvd. Ft. Wayne, IN 46804 (219) 432-5553 FAX: (219) 432-5555

Technology Marketing Corp. 1214 Appletree Lane Kokomo, IN 46902 (317) 459-5152 FAX: (317) 457-3822

#### lowa

Midwest Technical Sales 463 Northland Ave., N.E. Suite 101 Cedar Rapids, IA 52402 (319) 377-1688 FAX: (319) 377-2029

#### Kansa

Midwest Technical Sales 13 Woodward Dr. Augusta, KS 67010 (316) 775–2565 FAX: (316) 775–3577

Midwest Technical Sales 15301 W. 87 Parkway, Ste. 200 Lenexa, KS 66219 (913) 888-5100 FAX: (913) 888-1103

#### Kentucky

Technology Marketing Corp. 718 Amhurst Place Louisville, KY 40223 (502) 245 – 7411 FAX: (502) 245 – 4818

#### Michigan

Techrep 2200 North Canton Center Rd. Suite 110 Canton, MI 48187 (313) 981 – 1950 FAX: (313) 981 – 2006

#### Missouri

Midwest Technical Sales 514 Earth City Expwy., #239 Earth City, MO 63045 (314) 298 – 8787 FAX: (314) 298 – 9843

#### Nevada

TAARCOM 735 Sunrise Ave. Suite 200 – 4 Roseville, CA 95661 (916) 782 – 1776 FAX: (916) 782 – 1786

#### **New Jersey**

HLM 333 Littleton Rd. Parsippany, NJ 07054 (201) 263 – 1535 FAX: (201) 263 – 0914

#### **New York**

HLM 64 Mariners Lane P.O. Box 328 Northport, NY 11768 (516) 757 – 1606 FAX: (516) 757 – 1636

Reagan/Compar 96 W. Forest Dr. Rochester, NY 14624 (716) 271 –2230 FAX: (716) 381 –2840

Reagan/Compar 214 Dorchester Ave., #3C Syracuse, NY 13203 (315) 432 – 8232 FAX: (315) 432 – 8238

Reagan/Compar 3301 Country Club Road Ste. 2211 P.O. Box 8635 Endwell, NY 13760 (607) 754 – 2171 FAX: (607) 754 – 4270

#### **Domestic Sales Representatives** (continued)

#### Ohio

KW Electronic Sales, Inc. 8514 North Main Street Dayton, OH 45415 (513) 890-2150 FAX: (513) 890-5408

KW Electronic Sales, Inc. 3645 Warrensville Center Rd. #244 Shaker Heights, OH 44122 (216) 491-9177 FAX: (216) 491-9102

#### Oregon

Northwest Marketing Associates 6975 S. W. Sandburg Rd, Ste. 330 Beaverton, OR 97223 (503) 620-0441 FAX: (503) 684-2541

#### Pennsvivania

L. D. Lowery 2801 West Chester Pike Broomall, PA 19008 (215) 356-5300 FAX: (215) 356-8710

KW Electronic Sales, Inc. 4068 Mt. Royal Blvd., Ste. 110 Allison Park, PA 15101 (412) 492-0777 FAX: (412) 492-0780

#### **Puerto Rico**

Electronic Technical Sales P.O. Box 10758 Caparra Heights Station San Juan, P.R. 00922 (809) 798-1300 FAX: (809) 798-3661

#### Utah

Sierra Technical Sales 1192 E. Draper Parkway Suite 103 Draper, UT 84020 (801) 571 –8195 FAX: (801) 571 –8194

#### Washington

Northwest Marketing Associates 12835 Bellevue-Redmond, Ste. 330N Bellevue, WA 98005 (206) 455-5846 FAX: (206) 451-1130

#### Wisconsin

Micro Sales Inc. 210 Regency Court Suite L101 Waukesha, WI 53186 (414) 786 – 1403 FAX: (414) 786 – 1813

#### International Direct Sales Offices

## Cypress Semiconductor International—Europe

Avenue Ernest Solvay, 7 B-1310 La Hulpe, Belgium Tel: (32) 2-652-0270 Telex: 64677 CYPINT B FAX: (32) 2-652-1504

#### France

Cypress Semiconductor France Miniparc Bât. no 8 Avenue des Andes, 6 Z.A. de Courtaboeuf 91952 Les Ulis Cedex, France Tel: (33) 1-69-07-55-46 FAX: (33) 1-69-07-55-71

#### Germany

Cypress Semiconductor GmbH Munchner Str. 15A W-8011, Zorneding, Germany Tel: (49) 81-06-2855 FAX: (49) 81-06-20087

Cypress Semiconductor GmbH Büro Nord Matthias-Claudius-Str. 17 W – 2359 Henstedt-Ulzburg, Germany Tel: (49) 4193-77217 FAX: (49) 4193-78259

#### Italy

Cypress Semiconductor Via del Poggio Laurentino 118 00144 Rome, Italy Tel: (39) 65 – 920 – 723 FAX: (39) 69 – 496 – 888

Cypress Semiconductor Interporto di Torino Proma Strada n. 5/B 10043 Orbassano, Italy Tel: (39) 11-397-57-98 or (39) 11-397-57-57 FAX: (39) 11-397-58-10

#### Japan

Cypress Semiconductor Japan K.K. Fuchu-Minami Bldg., 2F 10-3, 1-Chome, Fuchu-machi, Fuchu-shi, Tokyo, Japan 183 Tel: (81) 423-69-82-11 FAX: (81) 423-69-82-10

#### Sweden

Cypress Semiconductor Scandinavia AB Taby Centrum, Ingang S S-18311 Taby, Sweden Tel: (46) 8 638 0100 FAX: (46) 8 792 1560

#### **United Kingdom**

Cypress Semiconductor U.K., Ltd. 3, Blackhorse Lane, Hitchin, Hertfordshire, U.K., SG4 9EE Tel: (44) 462-42-05-66 FAX: (44) 462-42-19-69

Cypress Semiconductor Manchester 27 Saville Rd. Cheadle Gatley, Cheshire, U.K. Tel: (44) 614-28-22-08 FAX: (44) 614-28-0746

### International Sales Representatives

#### Australia

Braemac Pty. Ltd. Unit 6, 111 Moore St. Leichhardt, N.S.W. 2040, Australia Tel: (61) 2-564-1211 FAX: (61) 2-564-2789

Braemac Pty. Ltd. 10-12 Prospect Street, Box Hill Melbourne, Victoria, 3128, Australia Tel: (61) 3-899-1272 FAX: (61) 3-899-1276

#### Austria

Hitronik Vertriebsge GmbH St. Veitgasse 51 A-1130 Wien, Austria Tel: (43) 1-877-4199 Telex: 133404 HIT A FAX: (43) 1-876-55-72

#### Belgium

Sonetech Limburg Stirum 243 1810 Wemmel, Limburg Tel: (32) 2-460-0707 FAX: (32) 2-460-1200

#### Denmark

Avnet Nortec Transformervej 17 DK-2730 Herlev, Denmark Tel: (45) 42-84-20-00 Telex: 35200 NORDEL DK FAX: (45) 44-92-15-52

#### France

Arrow Electronics 73/79, Rue des Solets Silic 585 94653 Rungis Cedex Tel: (33) 1 49 78 49 00 FAX: (33) 1 49 78 05 99

Arrow Electronics Les Jardins d'Entreprises Betiment B3 213, Rue Gerland 69007 Lyon Tel: (33) 78 72 79 42 FAX: (33) 78 72 80 24

Arrow Electronics Centreda Avenue Didier Daurat 31700 Blagnac Tel: (33) 61 15 75 18 FAX: (33) 61 30 01 93

Arrow Electronics Immeuble St. Christophe Rue de la Frebardiere Zi Sud Est 35135 Chantepie Tel: (33) 99 41 70 44 FAX: (33) 99 50 11 28 Newtek Rue de L'Esterel, 8, Silic 583 F-94663 Rungis Cedex, France Tel: (33) 1-46-87-22-00 Telex: 263046 F FAX: (33) 1-46-87-80-49

Newtek Rue de l'Europe, 4 Zac Font—Ratel 38640 Claix, France Tel: (33) 16-76-98-56-01 FAX: (33) 16-76-98-16-04

Scaib, SA 80 Rue d'Arcueil Silic 137 9 4523 Rungis, Cedex, France Tel: (33) 1 – 46 – 87 – 23 – 13 FAX: (33) 1 – 45 – 60 – 55 – 49

#### Germany

API Electronik GmbH Lorenz — Brarenstr 32 W — 8062 Markt, Indersdorf Germany Tel: (49) 8136 7092

Tel: (49) 8136 7092 Telex: 527 0505 FAX: (49) 8136 7398

#### International Sales Representatives (continued)

Metronik GmbH Leonhardsweg 2, Postfach 1328 W-8025 Unterhaching, Germany

Tel: (49) 89 611080 Telex: 17 897434 METRO D FAX: (49) 89 6116468

Metronik GmbH Laufamholzstrasse 118 W-8500 Nürnberg. Germany Tel: (49) 911 544966

Telex: 6 26 205 FAX: (49) 911 542936

Metronik GmbH Löewenstrasse 37 W-7000 Stuttgart 70 Germany Tel: (49) 711 764033 Telex: 7-255-228 FAX: (49) 711 7655181

Metronik GmbH Siemensstrasse 4-6 W-6805 Heddesheim, Germany Tel: (49) 6203 4701 Telex: 465 035

FAX: (49) 6203 45543 Metronik GmbH Zum Lonnenhohl 38 W-4600 Dortmund 13, Germany Tel: (49) 231 217041

FAX: (49) 231 210799 Metronik Halle Thalmannplatz 16/0904 0-4020 Halle, Germany

SASCO GmbH Hermann-Oberth-Str. 16 8011 Putzbrunn, Germany Tel: (089) 4611-211 Telex: 529 504 sasco d FAX: (089) 4611-271

SASCO GmbH Gibitzenhofstr. 62 8500 Numberg 70, Germany Tel: (0911) 42 10 65 Telex: 623097 FAX: (0911) 42 57 94

SASCO GmbH Stafflenbergstr. 24 7000 Stuttgart 1, Germany Tel: (0711) 24 45 21 Telex: 723936 FAX: (0711) 23 39 63

SASCO GmbH Am Gansacker 26 7801 Umkirch bei Freiburg Tel: (07665) 70 18 Telex: 7722945 FAX: (07665) 87 78

SASCO GmbH Hainer Weg 48 6000 Frankfurt 70, Germany

Tel: (069) 61 03 91 Telex: 414435 FAX: (069) 61 88 24

Beratgerstr. 36 4600 Dortmund 1, Germany Tel: (0231) 17 97 91 Telex: 8227826 FAX: (0231) 17 29 91

SASCO GmbH Am Uhrturm 7 3000 Hannover 81, Germany Tel: (0511) 83 90 20 Telex: 921123 FAX: (0511) 8 43 76 18

SASCO GmbH Europaallee 3 2000 Norderstedt, Germany Tel: (040) 5 23 20 13 Telex: 2165623 FAX: (040) 5 23 23 78

#### Hong Kong

Tekcomp Electronics, Ltd. 913-4 Bank Centre 636, Nathan Road, Mongkok Kowloon, Hong Kong Tel: (852) 3-880-629 Telex: 38513 TEKHL FAX: (852) 7-805-871

Spectra Innovations Inc. Manipal Centre, Unit No. S-822 47, Dickenson Rd. Bangalore - 560,042 Karnataka, India Tel: 80-588-323 Telex: 845 2696 or 8055 (Attn: ICTP-705) FAX: 80-586-872

#### Israel

**Talviton Electronics** P.O. Box 21104, 9 Biltmore Street Tel Aviv 61 210, Israel Tel: (972) 3-544-2430 Telex: 33400 VITKO FAX: (972) 3-544-2085

Dott. Ing. Guiseppe De Mico s.p.a. V. Le Vittorio Veneto, 8 I-20060 Cassina d'Pechi Milano, Italy Tel: (39) 29-53-43-600 Telex: 330869 DEMICO I FAX: (39) 29-52-19-12

Silverstar Ltd. SPA Viale Fulvio Testi, 280 20126 Milano, Italy Tel: (39) 2 661251 Teles: 33 2189 SIL 7 FAX: (39) 2 66101359

#### Japan

Tomen Electronics Corp. 2-1-1 Uchisaiwai-Cho, Chivoda-Ku Tokyo, 100 Japan Tel: (81) 3-3506-3673 Telex: 23548 TMELCA FAX: (81) 3-3506-3497

CTC Components Systems Co. Ltd. 4-8-1, Tsuchihashi, Miyamae-Ku, Kawasaki-Shi, Kanagawa, 213 Japan Tel: (81) 44-852-5121 Telex: 3842272 CTCEC J FAX: (81) 44-877-4268

Fuji Electronics Co., Ltd. Ochanomizu Center Bldg. 3-2-12 Hongo, Bunkyo-Ku Tokyo, 113 Japan Tel: (81) 3-3814-1411 Telex: J28603 FUJITRON FAX: (81) 3-3814-1414

N.D.A. Co. Ltd. The Second Preciza Bldg. 4-8-3 lidabashi Chiyoda-Ku Tokyo, 102 Japan Tel: (81) 3-3264-1321 Telex: J29503 ISI JAPAN FAX: (81) 3-3264-3419

Fujitsu Devices, Inc. Osaki West Bldg. 8-8, Osaki 2-Chome, Shinagawa - ku Tokyo 141, Japan Tel: (81) 3-3490-3321 FAX: (81) 3-3490-7274

Japan Electronics Materials Co., Ltd (JEMCO) 2-20-10 Minamikaneda, Suita-shi, Osaka 564 Japan Tel: (81) 6-385-6707 FAX: (81) 6-330-6814

Ryoyo Electro Corporation Knowa Bldg., 1-12-22 Tsukiji, Chuo-ku, Tokyo 104 Japan Tel: (81) 3-5565-1531 FAX: (81) 3-5565-1546

Logicom Inc. 1634 - 9 Bongchun-Dong Kwanak-ku Seoul, Korea 151 - 061 Tel: (822) 888 – 2858 FAX: (822) 888-7040

superCHIP Inc. 6th Floor, KyungJin Bldg. 161-17 Sansung-dong, Kangnam-ku Seoul, Korea Tel: (822) 558-5559 FAX: (822) 558-1875

### International Sales Representatives (continued)

#### Netherlands

Sonetech B.V. Gulberg 33, NL-5674 Te Nuenen The Netherlands Tel: (31) 40-83-70-75 Telex: 59418 INTRA NL FAX: (31) 40-83-23-00

#### Norway

Avnet Nortec Electronics A/S Smedsvingen 4, P.O. Box 123 N – 1364 Hvalstad, Norway Tel: (47) 66–84–62–10 Telex: 77546 NENAS N FAX: (47) 66–84–65–45

#### Singapore

Electec PTE Ltd. Block 50, Kallang Bahru #04-21, Singapore 1233 Tel: (65) 294-8389 FAX: (65) 294-7623

#### Spain

ATD Electronica Avda. de la Industria No. 32 Nave 17, 2B, 28100 Alcobendas Madrid, Spain Tel: (34) 1-66-16-551 FAX: (34) 1-66-16-300

#### Sweden

TH:s Elektronik AB P.O. Box 3027 Arrendevägen 36 S163 03 SPÄNGA, Sweden Tel: (46) 8 362 970 Telex: 111 45 tenik s FAX: (46) 8 761 3065

#### **Switzerland**

Basix für Elektronik A. G. Hardturmstrasse 181 CH-8010 Zurich, Switzerland Tel: (41) 1-276-11-11 Telex: 822762 BAEZ CH FAX: (41) 1-276-14-48

#### Taiwan R.O.C.

Prospect Technology Corp. 5F, No. 348, Section 7 Cheng-Teh Rd. Taipei, Taiwan Tel: (886) 2-820-5353 Telex: 14391 PROSTECH FAX: (886) 2-820-5731

#### **United Kingdom**

Ambar Components Ltd. 17 Thame Park Road Thame, Oxfordshire England, OX9 3XD Tel: (44) 844-26-11-44 Telex: 837427 FAX: (44) 844-26-17-89

Arrow Electronics (UK) Ltd. St. martins Business Centre Cambridge Road Bedford MK42 OLF, U.K. Tel: (44) 234 270272 FAX: (44) 234 214674

Pronto Electronic System Ltd. City Gate House Eastern Avenue, 399–425 Gants Hill, Ilford, Essex, U. K. IG2 6LR Tel: (44) 81–554–62–22 Telex: 8954213 PRONTO G FAX: (44) 81–518–32–22

#### **Distributors**

**\lliance Electronics:** 

Scottsdale, AZ 85254 1-800-608-9494 FAX: (602) 443-3898

Santa Clarita, CA 91350 (805) 297-6204 FAX: (805) 297-6205

Shelton, CT 06484 (203) 926-0087 FAX: (203) 926-1850

Tampa, FL 33611 (813) 831 - 7972 FAX: (813) 831 - 8297

Vernon Hills, IL 60061 (708) 949-9890 FAX: (708) 949-1162

3oston, MA 02110 1-800-854-2393 FAX: (617) 261-7987

Ninchester, MA 01890 I -800-888-6627 FAX: (617) 756-1226

Albuquerque, NM 87123 I -800-955-3360 FAX: (505) 275-6392

3inghamton, NY 13901 607) 648-8833

funtington, NY 11743 516) 673-1930 AX: (516) 673-1934

)ayton, OH 45459 513) 433-7700 AX: (513) 433-3147

214) 492-6700 AX: (214) 492-5474 Anthem Electronics, Inc.:

Tempe, AZ 85281 (602) 966-6600

Chatsworth, CA 91311 (818) 775-1333

East Irvine, CA 92718 (714) 768-4444

Rocklin, CA 95677 (916) 624-9744

San Jose, CA 95131 (408) 453-1200

San Diego, CA 92121 (619) 453-9005

Englewood, CO 80112 (303) 790-4500

Waterbury, CT 06705 (203) 575-1575

Altamonte Springs, FL 32701 (407) 831 -0007

Schaumburg, IL 60173 (708) 884-0200

Wilmington, MA 01887 (508) 657-5170

Columbia, MD 21046 (301) 995-6640

Eden Prairie, MN 55344 (612) 944-5454

Pine Brook, NJ 07058 (201) 227-7960

Commack, NY 11725 (516) 864-6600

Beaverton, OR 97005 (503) 643-1114

Horsham, PA 19044 (215) 443-5150

Richardson, TX 75081 (214) 238-7100

Salt Lake City, UT 84119 (801) 973-8555

Bothel, WA 98011 (206) 483-1700 **Arrow Electronics:** 

Alabama

Huntsville, AL 35816 (205) 837-6955

Arizona

Tempe, AZ 85282 (602) 431 - 0030

California

Calabasas, CA 91302 (818) 880-9686

San Diego, CA 92123 (619) 565-4800

San Jose, CA 95131 (408) 441-9700

San Jose, CA 95134

Tustin, CA 92680 (714) 587-0404

Canada

Mississauga, Ontario L5T 1MA (416) 670-7769

Dorval, Quebec H9P 2T5 (514) 421 - 7411

Neapean, Ontario K2E 7W5 (613) 226-6903

Quebec City, Quebec G2E 5RN (418) 871 - 7500

Burnaby, British Columbia V5A 4T8 (604) 421 – 2333

Colorado

Englewood, CO 80112 (303) 799-0258

Connecticut

Wallingford, CT 06492 (203) 265-7741

Florida

Deerfield Beach, FL 33441 (305) 429-8200

Florida (continued) Lake Mary, FL 32746 (407) 333-9300

Georgia

Deluth, GA 30071 (404) 497-1300

Illinois

Itasca, IL 60143 (708) 250-0500

Indiana

Indianapolis, IN 46268 (317) 299-2071

Kansas

Lenexa, KS 66214 (913) 541 -9542

#### **Distributors** (continued)

Arrow Electronics: (continued)

Maryland

Columbia, MD 21046 (410) 596-7800

Gathersburg, MD (301) 596-7800

Massachusetts

Wilmington, MA 01887 (617) 658-0900

Michigan

Livonia, MI 48152 (313) 462-2290

Minnesota

Eden Prairie, MS 55344 (612) 941 - 5280

Missouri

St. Louis, MO 63146 (314) 567-6888

**New Jersey** 

Marlton, NJ 08053 (609) 596-8000

Pinebrook, NJ 07058 (201) 227-7880

New York

Rochester, NY 14623 (716) 427-0300

Hauppauge, NY 11788 (516) 231-1000

North Carolina

Raleigh, NC 27604 (919) 876-3132

Ohio

Centerville, OH 45458 (513) 435-5563

Solon, OH 44139 (216) 248-3990

Oklahoma

Tulsa, OK 74146 (918) 252-7537 Oregon

Beaverton, OR 97006-7312 (503) 629-8090

Pennsylvania

Pittsburgh, PA 15238 (412) 963-6807

Texas

Austin, TX 78758 (512) 835-4180

Carrollton, TX 75006 (214) 380-6464

Houston, TX 77099 (713) 530-4700

Washington

Bellevue, WA 98007 (206) 643-9992

Spokane, WA 99206-6606 (509) 924-9500

Wisconsin

Brookfield, WI 53045 (414) 792-0150

#### **Distributors** (continued)

Marshall Industries:

Alabama

Huntsville, AL 35801 (205) 881 -9235

Arizona

Phoenix, AZ 85044 (602) 496-0290

California

Marshall Industries, Corp. Headquarters El Monte, CA 91731 – 3004 (818) 307 – 6000

Irvine, CA 92718 (714) 458-5301

Calabasas, CA 91302 (818) 878-7000

Rancho Cordova, CA 95670 (916) 635-9700

San Diego, CA 92123 (619) 627-4140 Milpitas, CA 95035

(408) 942-4600

Canada

Brampton, Ontario L6T 5G3 (416) 458-8046

Ottawa, Ontario (613) 564-0166

Pointe Claire, Quebec H9R 5P9 (514) 694-8142

;olorado

Thornton, CO 80241 (303) 451 -8383

onnecticut

Wallingford, CT 06492-0200 (203) 265-3822

lorida

Ft. Lauderdale, FL 33309 [305] 977-4880 Florida (continued)

Altamonte Springs, FL 32701 (407) 767 – 8585

St. Petersburg, FL 33716 (813) 573-1399

Georgia

Norcross, GA 30093 (404) 923-5750

Illinois

Schaumbrug, IL 60173 (708) 490-0155

Indiana

Indianapolis, IN 46278 (317) 297-0483

Kansas

Lenexa, KS 66214 (913) 492-3121

Marvland

Silver Springs, MD 20904 (301) 622-1118

Massachusetts

Wilmington, MA 01887 (508) 658-0810

Michigan

Livonia, MI 48150 (313) 525-5850

Minnesota

Plymouth, MN 55447 (612) 559-2211

Missouri

Bridgeton, MO 63044 (314) 291 -4650

**New Jersey** 

Fairfield, NJ 07006 (201) 882-0320

Mt. Laurel, NJ 08054 (609) 234-9100 **New York** 

Endicott, NY 13760 (607) 785-2345

Hauppage, NY 11788 (516) 273-2695

Rochester, NY 14624 (716) 235-7620

North Carolina

Raleigh, NC 27604 (919) 878-9882

Ohio

Solon, OH 44139 (216) 248-1788

Dayton, OH 45414 (513) 898-4480

Oregon

Beaverton, OR 97005 (503) 644-5050

Pennsylvania

Mt. Laurel, NJ 08054 (609) 234-9100

Texas

Austin, TX 78754 (512) 837-1991

Richardson, TX 75081 (214) 705-0600

Houston, TX 77043 (713) 467-1666

Jtah

Salt Lake City, UT 84119 (801) 973-2288

Washington

Bothell, WA 98011 (206) 486-5747

Wisconsin

Waukesha, WI 53186 (414) 797-8400

### **Distributors** (continued)

Semad: Calgary

Calgary, Alberta T2H 2S8 (403) 252-5664 FAX: (800) 565-9779

Montreal

Pointe Claire, Quebec H9R 427 (514) 694-0860 1-800-361-6558 FAX: (514) 694-0965

Ottawa

Ottawa, Ontario K1B 1A7 (613) 526-4866 FAX: (613) 523-4372

Toronto

Markham, Ontario L3R 4Z4 (416) 475-3922 FAX: (416) 475-4158

Vancouver

Burnaby, British Columbia V5G 4M1 (604) 451 – 3444 1 – 800 – 663 – 8956 FAX: (604) 451 – 3445 **Zeus Electronics:** 

Yorba Linda, CA 92686 (714) 921 - 9000

San Jose, CA 95131 (408) 629-4789

Lake Mary, FL 32746 (407) 333-3055

Wilmington, MA 01887 (508) 658-4776

Port Chester, NY 10573 (914) 937-7400

Carrollton, TX 75006 (214) 380-4330